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Abstract
Highly Scaled InP/InGaAs DHBTs
Beyond 1 THz Bandwidth
by
Johann Christian Rode
This work examines the efforts pursued to extend the bandwidth of InP-based
DHBTs above 1 THz. Aggressive lithographic and epitaxial scaling of key device di-
mensions and simultaneous reduction of contact resistivities have enabled increased
RF bandwidths by reduction of device RC and transit delays. A fabrication process
for forming base electrodes and base/collector mesas of highly scaled transistors has
been developed that exploits superior resolution (10 nm) and alignment (sub-30 nm)
of electron beam lithography. Ultra-low resistance, thermally stable base contacts
are critical for extended fmax bandwidth: a novel dual-deposition base metalization
technique is presented that removes contaminating lithographic processes from the
formation of the base contact, thereby enabling low resistivity contacts (4 Ω µm2) to
ultra-thin base layers (20 nm). The composite base metal stack exploits an ultra-thin
layer of platinum that controllably reacts with base, yielding low contact resistivity,
as well as a thick refractory diffusion barrier which permits stable operation at high
current densities and elevated temperatures. Reduction in emitter-base surface leak-
age and subsequent increase of current gain was achieved by passivating emitter-base
v
semiconductor surfaces with conformally grown ALD Al2O3. RF bandwidth limiting
parasitics associated to the perimeter of highly scaled transistors have been identified
and significantly reduced, among which are high sheet resistance of base electrodes,
excess undercut of emitter stripes and improperly scaled base posts. At 100 nm col-
lector thickness, the breakdown voltage of the transistor BVCEO has been increased
to more than 4.1 V by passivating base/collector surfaces.
With the technology improvements discussed, transistors with fτ of 480 GHz and
fmax in excess of 1 THz have been demonstrated at 200 nm emitter width and 80 nm
single-sided base contact width. Transistors at the same emitter width, but 30 nm
base contact width exhibit fτ of 550 GHz and fmax of 850 GHz. Estimations from
a finite element model predict higher bandwidth on smaller footprint transistors.
However, inadequacies of RF calibration structures prevent fmax extraction on these
devices.
vi
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Chapter 1
Introduction
The demand for submm-wave radio systems [1,2], high data rate communication sys-
tems [3] and high performance signal processing systems [4,5] drives the development
of high bandwidth transistors [6]. Despite the cost advantage of highly integrated RF
CMOS circuits in the matured Si technology, heterojunction bipolar transistors in
Si/SiGe and InGaP/GaAs material systems remain the prime choice for commercial
RF designs that require both high linearity, power-added efficiency and breakdown
simultaneously while delivering high output power.
Heterojunction bipolar transistors in the InGaAs/InP material system exhibit
highest RF bandwidth at a given lithographic feature size: the low effective carrier
mass in InGaAs enables fast diffusive transport through the base (InGaAs: 0.045m0,
GaAs: 0.067m0, SiGe: 0.12m0). Electrons are swept through the InP collector in
excess of their Fermi velocity. The advantageous band alignment between the InP
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emitter and InGaAs base allows for high base doping >1× 1020/cm3 for low base
contact resistance while retaining high emitter injection efficiency. The dielectric
strength of the InP collector enables high breakdown voltage.
In this work, InP HBTs with triple-mesa structure are discussed: fabrication
begins with epitaxial growth of collector, base and emitter semiconductor by a com-
mercial vendor. Tall emitter contacts are deposited and electrically isolated in a
SiNx sidewall process. The emitter semiconductor mesa is isolated with selective wet
etches. Base electrodes are deposited around the emitters in a self-aligned process,
minimizing the gap between electrodes and active device region. The base/collector
semiconductor mesa is patterned with selective wet etches, and the collector terminal
is fabricated by metalizing the subcollector. Finally, posts are deposited, the devices
are isolated and planarized in a low-ε dielectric. Coplanar-like wiring structures are
fabricated that enable RF characterization of HBT devices.
The RF performance of mesa HBTs is increased by means of scaling [7]: transit
delays are lowered by thinning epitaxial base and collector layers, (2pifτ )
−1 ≈ τc +
τb+RC. Concurrently, RC charging delays are reduced by lithographically narrowing
emitter and base/collector widths while maintaining constant parasitic resistances
Rex, Rbb, device current Ic and transconductance gm. Successful scaling requires
lithographic resolution for both emitter and base to be less than a quarter of the
smallest emitter width, while base-to-emitter alignment must be better than a third
of an emitter width in order to simultaneously obtain low base access resistance
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Rbb and base-collector capacitance Ccb for optimum RF performance. Major scaling
challenges arise from fabricating ohmic contacts with lowest contact resistitivies to
both emitter and base. The emitter and base metalization must also sustain high
device current densities Je > 30 mA/µm
2 at elevated junction temperatures ∼ 400 K
without degradation by either electromigration or thermal decomposition processes.
Chapter 2 briefly introduces basic design considerations, figures of merit and scal-
ing laws for triple-mesa RF HBTs. With shrinking base contact resistivity, high
sheet resistivity of base electrodes Rsh,base causes voltage drops along the length of
the emitter, degrading fmax bandwidth with increasing emitter length Le: a sim-
ple calculation is presented that estimates this effect as a function of Rsh,base and
Le. A simple finite-element circuit is introduced that has been used to verify this
effect as well as to quantify the deterioration of RF bandwidths due to various fab-
rication issues. In chapter 3, the fabrication process and improvements that have
enhanced device performance and yield are discussed. The process for forming base
electrodes and base/collector mesas has been transitioned from i-line projection to
electron beam lithography, yielding better than 30 nm base-to-emitter alignment at
10 nm resolution. In an effort to improve base contact resistivity, a dual-deposition
base metalization process is presented that has lithographic processes removed from
the formation of base contacts in order to retain pristine semiconductor surfaces. The
metal composition of the base electrodes has been modified to simultaneously yield
thermally stable low resistivity contacts while reducing the sheet resistivity of the
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base electrodes for increased fmax bandwidth. As part of the dual-deposition process,
base/emitter semiconductor surfaces are passivated with Al2O3 for increased current
gain and reduced base access resistance. In identifying further limitations to the
fabrication process of highly-scaled devices, additional key improvements have been
made to increase device performance, among which are scaled base posts, reduced
emitter end undercut and base/collector passivation with SiNx. A process for fabri-
cating scaled TLM structures is introduced as means to quickly evaluate the effects
of thermal anneals, process contaminants and modifications to base metal composi-
tion on base contact resistivity. Unlike non-scaled TLM structures, the scaled TLM
fabrication resembles HBTs in both fabrication processes and dimensions. Chapter
4 discusses results of HBT fabrication campaigns and scaled TLMs. Simultaneous
fτ and fmax of 0.48 THz and 1.07 THz have been achieved on a sample that has been
fabricated with discussed process improvements: smaller footprint devices with higher
RF bandwidth fτ 0.51 THz have been fabricated, but inadequacies in the calibration
methods and structures prevent accurate extraction of fmax bandwidth.
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Chapter 2
InP Bipolar Transistor Design
In this chapter, the principle of operation of triple-mesa RF HBTs, essential device
parameters and trade-offs between different design goals are presented.
2.1 Principle of Operation
An npn heterobipolar transistor structure is fabricated by epitaxially growing a
wide bandgap n- collector, a narrow bandgap p+++ base and a wide bandgap n+
emitter in sequence. Ohmic contacts to emitter, base, and collector are formed. A
band diagram of such structure under bias is shown in figure 2.1.
In forward-active operation mode, the base-collector diode is reverse-biased while
the base-emitter diode is forward-biased. Electrons are swept vertically from the
emitter into the base which is thinner than their diffusion length. Most electrons
diffuse through the base with only a small fraction recombining with holes. The
6
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Figure 2.1: Band diagram of heterobipolar transistor under bias with valence band
(VB) and conduction band (CB), showing bands with no (black) and Kirk (blue)
current density in the collector.
electrons are then swept across the collector by the electric field of the reverse-biased
junction. The electron concentration at the metallurgical base-emitter interface and
subsequently the collector current can be modified by changing the (input) potential
across the base-emitter diode: the collector current is approximately independent to
changes of the base-collector potential (output), achieving transistor behavior.
Holes are confined to the base by the heterointerfaces: potential barriers in the
valence band and differences in effective mass restrict holes from flowing to either
emitter or collector, thereby suppressing parasitic hole currents.
7
InP Bipolar Transistor Design Chapter 2
Figure 2.2: Angled scanning electron micrograph (SEM) of a fabricated heterojunc-
tion bipolar transistor prior to BCB planarization.
2.2 Device Topology
At UCSB, triple-mesa HBTs in the InP/InGaAs material system are researched.
Emitter contacts are formed on a highly doped, low bandgap emitter cap InGaAs
layer. The emitter is isolated, and base electrodes are deposited around the emitter
in a self-aligned process: close spacing of base electrodes to active regions of the de-
vice ≈ 15 nm reduces gap resistance terms, thereby minimizing critical base access
resistance. Base/collector mesas are formed in selective wet etches. The collector is
contacted with a highly doped, thick and thus conductive subcollector. Although the
subcollector has similar gap resistance terms associated to it, the conductivity of this
layer is high enough to be mostly irrelevant for RF performance. A large area, non-
self-aligned horseshoe-shaped contact to the subcollector is therefore formed. Devices
are isolated in the third mesa etch. Figure 2.2 shows a scanning electron micrograph
of a fabricated triple mesa HBT prior to planarization in a low-ε dielectric benzocy-
clobutene (BCB).
While current flowing across emitter contacts is swept vertically into the device,
8
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Figure 2.3: Cross-sectional schematic of a triple-mesa HBT with metal (yellow), low
bandgap semiconductor (red) and wide bandgap semiconductor (blue). Key dimen-
sions labeled.
current through planar base and subcollector contacts changes direction from vertical
flow at the metal-semiconductor interface to horizontal flow into the device, imposing
limitations on minimum access resistance that can be attained by enlarging metal
contacts [1]. Key device dimensions are illustrated in figure 2.3: the emitter contact
width wec, the emitter junction width we, the overlap of the base metal with the base
semiconductor wbc, the gap between base metal and active device wb,gap, the total
width of the base/collector mesa wb,mesa, and the single-sided undercut of the base
9
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mesa wb,undercut, the gap between base-collector mesa and collector contact wb,undercut+
wc,gap, and the extent of the collector metal wcc.
2.2.1 Emitter Design
Crucial for high fτ bandwidth is low emitter access resistivity. The emitter is
therefore capped with a highly doped layer of low bandgap material to enable low
resistivity ohmic contacts [2]. The InP emitter layers below contain a thin n+ region
which clamps the extent of the space charge region, followed the n- space charge
region itself.
Among processing considerations, the extent of the depletion zone te should be
chosen to find the optimum between low emitter-base junction capacitance Cje ∝∼ 1/te
as well as low space charge zone resistance that adds to emitter access resistance:
ρsc =
1
q
∫
te
1
µn(z)n(z)
dz (2.1)
with the elementary charge q, the electron mobility µn and local charge density n(z).
The doping of of the space charge region nde should be high enough to support
operation at and above Kirk current density Je,Kirk ≈ 2Jc,Kirk at which optimum
transport is achieved in the collector. If the doping of the depletion zone has been
chosen too low, injected carriers can screen the electric field in the space charge region
so the injection point for the emitter-to-base electron current is moved away from the
heterointerface: for any additional change in ∂Vbe, the change in base current ∂Ib
10
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Figure 2.4: Conduction band profile at the abrupt emitter base junction for increasing
Je(Vbe). As Je is increased, a barrier for the electrons is formed in emitter that does
not coincide with the metallurgical heterointerface anymore.
and subsequently collector current ∂Ic is no longer determined by energy difference
EF−Ec at the heterointerface, but by maximum height of the barrier (see Figure 2.4).
Transconductance gm = ∂Ic/∂Vbe and subsequently RF bandwidth is compromised in
this operating regime.
At high current densities, Boltzmann carrier statistics remain no longer valid:
degenerate Fermi-Dirac carrier statistics must be used to calculate current transport.
Assuming specular conduction across the heterointerface (no reflection, unidirectional
flow), it can be shown that the current density is [3]
Je,Fermi−Dirac =
q m∗
2pi2~3
(kBT )
2
∞∫
0
x
1 + exp(x− ηf ) dx, (2.2)
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with the effective electron mass m∗, the reduced Planck constant ~ = h/2pi, the
Boltzmann constant kB, the junction temperature T , and normalized Fermi energy
ηf = Ef/kBT .
In the regime where Boltzmann statistics are valid, the emitter current density is
Je,Boltzmann =
q m∗
2pi2~3
(kBT )
2 exp(ηf ) (2.3)
.
A closed-form approximation for the transconductance normalized to emitter area
as a function of relative Fermi level can be found [4]:
gm =
∂Ic/Ae
∂Vbe
≈ ∂Je
∂Vbe
=
q m∗
2pi2~3
(kBT ) ln
[
1 + exp
(
Ef − Ec
kBT
)]
(2.4)
with the collector current Ic.
Figure 2.5 shows a plot of the transconductance as a function of emitter current
density calculated from Boltzmann and Fermi-Dirac statistics at different junction
temperatures. Transconductance can be improved at a given current density by using
a material with higher effective density of states / higher effective mass m∗.
The transconductance of abrupt heterointerfaces is deteriorated by tunneling: a
significant portion of electrons in the space charge region can tunnel through the
triangular potential barrier and contribute to a parastic collector current. This is
reflected by high collector ideality ηc > 1 in Gummel characteristics and reduced
12
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Figure 2.5: Transconductance calculated with Boltzmann (B) and Fermi-Dirac (FD)
statistics at temperatures T=300 K and 400 K.
charging time (Cje + Ccb)/gm.
Quantum reflection of carriers at the heterojunction, barrier modulation effects
and quasi-Fermi level drops diminish transconductance further at high current den-
sities [5].
Elevated operating temperatures and high current densities necessitate thermally
stable metal contacts that are impervious to electromigration. In the UCSB fabrica-
tion technology, an emitter metalization process for a composite refractory Mo/W/TiW
metal stack has been established that is stable to current densities up to 60 mA/µm2
and can deliver a total access resistance to the emitter of less than 3 Ω µm2.
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2.2.2 Base Design
The power gain cutoff frequency fmax is very sensitive to the resistivity of the
ohmic contact between base electrode and semiconductor. Previous experiments on
test samples have indicated that high base doping na is crucial for producing a low
ohmic contact [6, 7]. High doping, however, decreases current gain β = τn/τb (elec-
tron/hole carrier lifetime τn/τb) mainly due to Auger recombination τn ∝ n−2a,effective.
Simultaneous reduction of base thickness tb is therefore required to maintain current
gain when base doping is increased.
The base transit time and, by extension, current gain bandwidth fτ can be en-
hanced by a quasi-electric field: the slope of the semiconductor energy bands is ad-
justed to improve electron transport by either grading the doping concentration or by
varying the composition of the base semiconductor alloy throughout the base. While
compositional grading decouples the quasi-electric field from the doping concentra-
tion, it introduces additional challenge of lattice-matching base semiconductor layers
and has been therefore not used in this work.
The enhanced base transit time can be written as [8]
τb =
t2b
Dn
kBT
∆EC
[1− kBT
∆EC
(1− exp(−∆EC
kT
)] +
tb
vexit
kBT
∆EC
(1− exp(∆EC
kT
)), (2.5)
with the conduction band slope ∆EC , electron diffusivity Dn and exit velocity of
minority carriers into the collector vexit.
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High doping concentrations in the base cause contraction of the bandgap [9] and
subsequently modifications to the the conduction band slope. For accurate predic-
tion of the base transit time, it must be therefore taken into account. High doping
concentration also changes the lattice constant slightly: the In:Ga ratio is therefore
adjusted during growth to ensure lattice match to InP.
In addition to improving base transit time, the quasi-electric field also drives
electrons away from the base surface, thereby reducing base-emitter surface leakage
and increasing current gain.
2.2.3 Collector Design
Low collector transit time is essential for attaining high fτ : careful considerations
must be therefore taken for designing the collector.
In epitaxial design of wafers presented in this work, the collector is comprised of a
setback region, a superlattice grade, a pulse doping and a drift collector region. The
superlattice chirped between InGaAs and InAlAs provides a smooth grading to the
bands from the InGaAs base to the InP drift collector. The setback layer provides
carriers with sufficient energy to traverse the grade. The pulse doping layer forms a
dipole to restore fields across the graded region.
Optimum transport is attained at Kirk threshold current density: the charges
comprising the collector current screen out the collector doping such that the electric
15
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field at the base side of the collector is zero. This current can be written as
Jc,Kirk =
2εε0veff
t2c
(ϕbi + Vcb) + qncveff , (2.6)
with the effective carrier velocity in the collector veff , the collector thickness tc, the
built-in potential ϕbi and the collector doping concentration nc.
The collector should be fully depleted when no base-collector voltage is applied,
Vcb = 0: this limits the maximum doping concentration to
nc,max =
2εε0ϕbi
q t2c
(2.7)
. For nc = nc,max, equation 2.6 can be rewritten as
Jc,Kirk =
4εε0veff
t2c
(ϕbi + Vcb) (2.8)
.
Further limitation on the maximum doping concentration and subsequently the
Kirk current density arises from the pulse doping layer [10].
In the Kirk regime, electrons sweep through the the first part of the collector in
near flatband conditions without scattering. The effective carrier velocity as defined
by the charge control model
τc ≡ tc
2 veff
(2.9)
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can exceed 3× 107 cm/s in 100 nm thick InGaAs/InP collectors.
However, transport is severely degraded if only a small portion of electrons accu-
mulates enough energy to scatter from low effective mass Γ into high effective mass
L valleys (≈ 0.6 eV Γ-L separation for InP) [11].
The subcollector has a thin layer of n++ InGaAs to yield low resistivity ohmic
contacts to the collector electrodes. A certain thickness of this layer is desirable
to reduce sensitivity to contaminants that have accumulated on the sample surface
from prior processing and overetching of the base/collector mesa. However, the heat
conductivity of InGaAs is an order of magnitude worse than InP: a layer too thick
would therefore thermally isolate the ambient substrate from the collector in which
most of the heat is generated during device operation, causing degradation of carrier
transport and early device failure.
2.3 TLM Structures
Transfer length method (TLM) structures enable the extraction of the contact
resistivity between metal electrodes and semiconductor [1]. A set of metal pads with
varying spacing { wgap,1, wgap,2, ... } is deposited onto the semiconductor surface. Af-
ter fabrication, the resistance between each pair of adjacent pads R(wgap) is measured
using four-terminal sensing at current densities which HBTs are operated at. From
the set of measured resistances, the contact resistivity of the metal-semiconductor
interface and the sheet resistance of the semiconductor in the gap can be extracted.
17
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The resistance R of metal-semiconductor-metal structures as a function of gap
spacing wgap is:
R(wgap) = 2Rc +Rsh
wgap
Lpad
, (2.10)
with the contact resistance Rc, the dimension of the pad Lpad transversal to the
current flow and the sheet resistance of the semiconductor between the pads Rsh.
A 2D model has been developed that describes the potential distribution under-
neath the metal contacts and subsequently the total contact resistance Rc [12]. The
similarity of the partial differential equations to those of transmission lines gave rise
to the term transmission line model, also abbreviated as TLM. The contact resistance
can be written as
Rc =
√
Rsh ρc
2Lpad
coth
(
wpad
Lt
)
(2.11)
with the sheet resistance of the semiconductor underneath the contactRsh, the specific
contact resistance ρc, the dimension of the pad transverse to the gap Lpad and the
contact width wpad. Within a transfer length
Lt =
√
ρc/Rsh, (2.12)
the voltage has dropped to 1/e (≈ 36.7 %), and most of the current is passed through
this section.
Three special cases are of interest:
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• wpad > 3Lt. The contact width is much larger than the transfer length. Equa-
tion 2.11 reduces to (limx→+∞ coth (x) = 1)
Rc =
√
Rsh ρc
Lpad
=
ρc
Lt Lpad
(2.13)
The contact resistance is independent of contact pad width wgap: a increase of
contact pad width wgap will therefore not reduce the contact resistance.
• wbc << Lt. The contact width is much smaller than the transfer length. The
contact resistance becomes area-limited, similar to metal-semiconductor con-
tacts with current flow perpendicular to the interface. Equation 2.11 reduces
to (coth (x) ≈ 1/x for |x| < 0.5)
Rc =
ρc
Lpadwpad
(2.14)
• wbc ≈ Lt. The contact resistance can be approximated with the first two terms
of the Laurent series: coth (x) ≈ 1/x + x/3 for |x| ≈ 1. The values of two
equivalent resistors Rc1 +Rc2 = Rc are thus
Rc1 =
ρc
Lpadwpad
, Rc2 =
Rshwpad
3Lpad
(2.15)
In the HBT process, two types of TLM structures are fabricated alongside tran-
sistors to monitor base contact resistivity: non-pinched (Figure 2.6) and pinched
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p-InGaAs base
n-InGaAs collector
n-InP collector
wgap,1 wgap,2 wgap,3
Figure 2.6: Non-pinched TLM structure with exposed base semiconductor surface.
p-InGaAs base
n-InGaAs collector
n-InP collector
wgap,1 wgap,2 wgap,3
Figure 2.7: Pinched TLM structure with gaps defined by emitter metal.
(Figure 2.7). Non-pinched TLM structures have gaps defined in resist with the semi-
conductor surface in the gap exposed: the surface is therefore depleted and can suffer
from process damage (e.g. oxidation in thermal processes) that can create surface
states. The sheet resistance Rsh,non−pinched extracted from measurements of non-
pinched TLM structures is therefore higher than the sheet resistance underneath
the metal pads:
Rnon−pinched(wgap) = 2Rc +Rsh,non−pinched
wgap
Lpad
, (2.16)
The gap of pinched TLMs is defined by emitter stripes with the TLM pads de-
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posited around the emitter gap in a self-aligned process: the base semiconductor
remains encapsulated and has a sheet resistance Rsh,pinched similar to the sheet resis-
tance underneath the metal contacts. The measured resistance is
Rpinched(wgap) = 2(Rc +Rb,undercut) +Rsh,pinched
wgap
Lpad
. (2.17)
The additional resistance Rb,undercut = Rsh,non−pinchedwundercut/Lpad arises due to the
gap between TLM electrodes and emitter semiconductor that results from the emitter
semiconductor undercut and sidewall thickness.
With the contact width wgap much larger than the transfer length, the contact
resistance becomes (cf. equation 2.13)
Rc =
ρc
LtLpad
=
√
Rsh,pinched ρc,base
Lpad
(2.18)
The contact resistivity ρc can be therefore extracted with slope of equation 2.17
and the intersect of equation 2.16:
ρc =
R2cL
2
pad
Rsh,pinched
(2.19)
The measurements assume uniform contact resistivity across the area onto which
the TLM pads are deposited. Further errors arise from uncertainty in the determina-
tion of gap spacing by SEM, non-uniform pad edges as a result of a lift-off process and
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parasitic currents at pad corners that have been inadvertently rounded in lithographic
processes.
2.4 Equivalent Circuit Model
An equivalent hybrid-pi model of a bipolar transistor is shown in figure 2.8. This
model is a first order approximation of the equivalent Tee circuit and has been sim-
plified by lumping RC networks corresponding to distributed capacitances and resis-
tances spread across the device, but it accurately represents the physical device in
the small signal regime and can be used to quantify essential device parameters. At
its core, a voltage controlled current source models the current gain of the transistor.
The remaining parameters account for various physical effects and will be described
in detail.
2.4.1 Emitter Access Resistance Rex
The emitter access resistance represents the resistance that an electron encounters
while traversing from the top of the emitter metalization up to the metallurgical
emitter-base junction. It includes the emitter metal resistance
Rem,metal ≈ ρs,em,metal · Tem,metal
Aec
, (2.20)
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gmVbeejωτ 
Rex
Cje + Cdiﬀ 
Rbe
Rbb 
Ccb,x
Ccb,i 
Rcb
Rcc
Figure 2.8: Hybrid-pi model of a bipolar transistor.
with the specific resistivity of the emitter metal ρs,em,metal, the emitter contact area
Aec = Lewec, the emitter length Le, and the emitter metal thickness Tem,metal. An
additional constituent is the emitter contact resistance
Rcon,em =
ρem
Aec
(2.21)
with ρem the specific contact resistance between emitter metalization and semicon-
ductor. The resistance of emitter space charge region of thickness tdep adds a term [13]
Rsc,em =
1
q
· ∂∆Efn
∂Ie
, (2.22)
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with the emitter current Ie and the drop of the electron quasi-Fermi level
∆Efn =
∫
tdep
Je
µn(z)n(z)
dz, (2.23)
with the emitter current density Je = Ie/Ae, the emitter area Ae = Lewe. The total
emitter access resistance is the sum
Rex = Rem,metal +Rcon,em +Rsc,em. (2.24)
Normalizing the emitter access resistance to the device area gives a device-independent
figure that allows quantitative comparison of emitter access technologies:
ρex,xs = Rex · Aec (2.25)
A typical value for the upper limit of the sheet resistance of the composite emitter
metal stack in the UCSB process is 0.8 Ω/. For a transistor with Tem,metal =500 nm,
the contribution from the normalized finite resistance of the emitter metal ranges
below 0.3 Ω µm2. For a well designed emitter, the normalized resistance of the emitter
space charge region is below 0.1 Ω µm2 [13]. The bulk of the emitter access resistance
can therefore be attributed to the contact resistance which is ≈ 4 Ω µm2 or less for
the transistors discussed in this work.
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Figure 2.9: Equivalent circuit overlaid to a cross-sectional illustration of the active
transistor across the emitter.
2.4.2 Base Access Resistance Rbb
Current from the base metal that surrounds both sides of the emitter enters the
semiconductor vertically and then traverses horizontally to the active part of the
device, encountering the sheet resistance of the metal, the specific contact resistance
between metal and semiconductor and the sheet resistance of the semiconductor. The
base access resistance consists thus out of multiple contributions (see Figure 2.9):
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Base Contact Resistance. The base contact resistance can be expressed as
Rb,contact =
Rsh,base ρb,contact
2Le
coth
(
wbc
Lt
)
, (2.26)
with the single-sided overlap of base electrode and semiconductor wbc, the contact
resistivity ρb,contact, the sheet resistance underneath the contact Rsh,base, the transfer
length Lt and emitter length Le.
For the devices presented in this work, a typical value for the sheet resistance of
the base semiconductor layer is 750 Ω/, while the contact resistance is 4 Ω µm2. The
transfer length is hence 70 nm.
Base Gap Resistance. The gap resistance reflects the sheet resistance of the ex-
posed semiconductor between base metalization and the active device area underneath
the emitter:
Rb,gap = Rsh,gap
wb,gap
2Le
, (2.27)
with the sheet resistance of the exposed base semiconductor Rsh,gap ≈ Rsh,unpinched
(equation 2.16).
Intrinsic Base Resistance. The resistance of the base semiconductor underneath
the emitter can be expressed as [14]
Rb,intr = Rsh
we
12Le
. (2.28)
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Base Metal Resistance. The resistance of the base metal contributes as
Rb,met = Rsh,bmet
wbc
6Le
, (2.29)
with the sheet resistance of base metal Rsh,bmet.
The total base access resistance includes all contributions:
Rbb = Rb,contact +Rb,gap +Rb,intr +Rb,met (2.30)
The sheet resistance of the base semiconductor can be obtained from TLM mea-
surements (section 2.3) and verified numerically:
Rsh =
q tbase∫
0
µp(p) p(x)dx
−1 (2.31)
Fitting parameters for the doping dependent hole mobility µp(p) of p-InGaAs with
carbon doping concentration na have been obtained from hall measurements of pre-
vious growths:
µp(p) = 5448
cm2
V s
− 107.3 cm
2
V s
· ln (na · cm3) (2.32)
The depletion depth of the exposed p-InGaAs base semiconductor can be calcu-
lated under the assumption that the Fermi level is pinned ∆Ec ≈ 0.2 eV below the
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Figure 2.11: Depletion depth of p-InGaAs as a function of doping concentration
assuming Fermi level pinning 0.2 eV below the conduction band.
conduction band edge [15]. The depletion potential is
ϕdep =
1
q
[ (Ev − EF ) + Eg −∆Ec ] , (2.33)
with Fermi level offset to the valence band Ev−EF , and the semiconductor band gap
Eg.
Assuming Schottky boundary conditions, the depletion depth is
tdep =
√
2 ε0εInGaAs ϕdep
p
, (2.34)
with the doping concentration p, the vacuum permittivity ε0, and the relative dielec-
tric permittivity of InGaAs εInGaAs.
For highly doped p-InGaAs p ≈ 9× 1019 cm−3, the Fermi level is ≈ 0.14 eV below
the valence band: Ev−EF ≈ 0.14 eV. The depletion depth as a function of the initial
doping is plotted in figure 2.11.
29
InP Bipolar Transistor Design Chapter 2
intact surface
depleted surface
Sh
eet
 Re
sis
tan
ce 
[Ω/
□
]
0
500
1000
1500
2000
2500
Base Thickness [nm]
10 20 30 40 50
(a)
intact surface
depleted surface
Sh
eet
 Re
sis
tan
ce 
[Ω/
□
]
0
500
1000
1500
2000
2500
Base Thickness [nm]
10 20 30 40 50
(b)
Figure 2.12: Sheet resistance of p-InGaAs semiconductor doped from (a) 9× 1019/cm3
to 4× 1019/cm3 and (b) 12× 1019/cm3 to 8× 1019/cm3 as a function of layer thick-
ness. Solid: no surface depletion. Dotted: surface depleted.
With the depletion depth, a lower boundary for the sheet resistance of exposed
base semiconductor can be calculated:
Rsh,exposed =
q Tbase∫
tdep(p)
µp(p(x)) p(x)dx

−1
(2.35)
The resistivity calculated from above equation does not include surface damage
due to subsequent processing: the sheet resistance extracted from unpinched TLM
measurements is therefore higher.
2.4.3 Collector Access Resistance Rcc
Similar to the base access resistance, the collector access resistance is comprised
of multiple contributions:
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Collector Contact Resistance. The contact resistance between the collector met-
alization and the subcollector semiconductor can be expressed as:
Rc,contact =
Rsh,c ρc,contact
2Le
coth
(
wcc
Lt
)
, (2.36)
with the specific contact resistance ρc,contact, single-sided collector contact width wcc,
sheet resistance of the subcollector semiconductor Rsh,c, and the collector transfer
length Lt =
√
ρc,contact/Rsh,c. In the UCSB process, the contact is much wider than
the transfer length Wcc > Lt (Rsh,c ≈ 16.5 Ω/, ρc,contact ≈ 10 Ω µm2, Wcc ≈ 2 µm) so
the expression can be simplified:
Rc,contact =
ρc,contact
2Lt Le
(2.37)
Surface damage to the subcollector can be neglected for the calculation of the
sheet resistance because it is sufficiently thick (300 nm).
Subcollector Resistance. The resistance of the subcollector semiconductor layer
between collector metal contacts and base/collector mesa is
Rc,gap = Rsh,c
wc,gap
2Le
, (2.38)
with the gap between collector metalization and device mesa wc,gap.
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Figure 2.13: Normalized collector resistance R′cc = Rcc Le as a function of specific
contact resistance ρc,contact assuming Rsh = 16 Ω/, wcc = 2 µm, wc,gap = 750 nm,
wmesa = 260 nm.
Intrinsic Resistance. The resistance of the subcollector semiconductor under-
neath the base/collector mesa is
Rc,intr = Rsh,c
wmesa
12Le
. (2.39)
The collector access resistance is the sum:
Rcc = Rc,contact +Rc,gap +Rc,intr (2.40)
Figure 2.13 plots the total collector access resistance normalized to emitter length
as a function of contact resistance.
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2.4.4 Base-Collector Capacitance Ccb
Multiple components contribute to the capacitance of the base-collector region
Ccb (cf. Figure 2.9): the contribution from in the active device region is the sum of
the capacitance underneath the base metalization Ccb,cont, the capacitance in the gap
between base metal and the active device part Ccb,gap, the capacitance underneath the
emitter Ccb,em, and finally the fringing capacitance below and around the undercut
base contact Ccb,xt:
Ccb,cont = 2ε0 εSC
wbc Le
tc
, Ccb,gap = 2ε0 εSC
wb,gap Le
tc
, (2.41)
Ccb,em = ε0 εSC
wb,gap Le
tc
, Ccb,xt = 2γ0 ε0 εBCB
wb,undercut Le
tc
, (2.42)
with 1 < γ0 < 1.5 a factor accounting for the fringing fields, the dielectric permittivity
ε0, the effective permittivity of the base/collector semiconductor εSC and the collector
thickness tc.
Additionally, the regions underneath the base post, between base post and emitter
and at the emitter end (see Figure 2.10) add to Ccb:
Ccb,post = ε0 εSC
ABP
tc
, Ccb,xs = ε0 εSC
wxs Lxs
tc
, (2.43)
Ccb,xpost = γ0 ε0 εBCB
(LBP − 2wb,undercut)wb,undercutT + wundercutTLBP
tc
, (2.44)
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with 1 < γ1 < 1.5 a factor accounting for the fringing fields, the area of the base post
ABP , the width wxs and length Lxs of the region between base post and the active
device, the base post diameter dBP and the base post undercut wundercutT.
The total base-collector capacitance is therefore comprised out of a contribution
that is independent of the emitter length Le and a part that is proportional to the
emitter length.
For the hybrid-pi model, the base-collector capacitance is partitioned into an in-
trinsic part Ccb,i and an extrinsic part Ccb,x: the intrinsic part is derived from the
charging time constant τcb that links fτ to fmax.
2.4.5 Base-Emitter Resistance Rbe
The base-emitter resistance represents the differential resistance at the bias point:
Rbe =
∂Vbe
∂Ie
∣∣∣∣
Vbe
, (2.45)
with the emitter-base voltage Vbe and the emitter current Ie.
Under the assumption that the current gain β = Ic/Ib is independent of Vbe
(∂β/∂Vbe = 0), and β is sufficiently large (Ic ≈ Ie), the resistance can be written as
Rbe =
β
gm
, (2.46)
with the transconductance gm = ∂Ic/∂Vbe.
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2.4.6 Base-Collector Resistance Rcb
Rcb has unclear physical correspondence, but is used to accurately fit measured
Y21 data.
2.4.7 Base-Emitter Capacitance Cbe
The base-emitter capacitance is comprised of two contributions: the fictitious
diffusion capacitance is due to carrier charge storage in forward-operation mode
Cdiff =
∂Ie
∂Vbe
(τb + τc) ≈ gm (τb + τc). (2.47)
. The capacitance associated with charges separated by the emitter space charge zone
and emitter sidewalls is Cje. The total base-emitter capacitance is therefore
Cbe = Cdiff + Cje (2.48)
.
2.5 Figures of Merit
With the collector short-circuited, it is found that the frequency-dependent current
gain has single pole form
h(f) =
h0
1 + jf/f3dB
, (2.49)
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Figure 2.14: Bipolar transistor with short-circuited output biased with base current
source.
with f3dB the frequency at which |h(f3dB)| = h0/
√
2.
The current gain cutoff frequency fτ is the frequency at which current gain reaches
unity, |h(fτ )| = 1:
fτ =
√
(h20 − 1)f3dB ≈ h0 f3dB (2.50)
From nodal analysis of the hybrid pi-circuit in figure 2.8, an expression for the
current gain cutoff frequency can be found:
1
2pifτ
= τec = τb + τc +
(
ηkBT
qIc
)
Cje +
(
ηkBT
qIc
+Rex +Rc
)
Ccb (2.51)
The current gain cut-off frequency can be easily obtained from RF measurements
and allows extraction of intrinsic device parameters, e.g. transit times and transcon-
ductance.
At frequencies above current gain cutoff, voltage and therefore power gain can still
be achieved in an amplifier design. This gives rise to the definition of the maximum
36
InP Bipolar Transistor Design Chapter 2
frequency of oscillation fmax: at this frequency, all power gains (maximum stable /
maximum available / unilateral) of the device become unity. In practice, fmax can be
extracted from unilateral gain U since it has a functional form identical to |h(f)| (cf.
equation 2.49), exhibiting −20 dB per decade roll-off beyond f3dB.
The power gain cutoff frequency fmax is linked to the current gain cutoff frequency
fτ with a time constant τcb associated to the charging time of a distributed RC
network in the base-collector region [16]:
fmax =
√
fτ
8piτcb
=
√
fτ
8piRbbCcb,eff
. (2.52)
In figure 2.9, the schematic of an equivalent circuit is overlaid over a cross-section
of a transistor. With the method of time constants, the charging time τcb of this
cross-sectional model can be determined:
τcb =Ccb,contact
ρc
wbcLe
+
Ccb,gap
(
Rb,contact +
1
2
Rb,gap
)
+
Ccb,em
(
Rb,contact +Rb,gap +
1
2
Rb,intr
)
(2.53)
In the calculation of the cross-sectional model, perfect conductance of the base
electrode along the length of the emitter is assumed. However, in a real transistor, the
finite conductance will degrade fmax bandwidth particularly on long emitter length
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Figure 2.15: Circuit schematics for estimating charging time constant τcb due to
voltage drops along the emitter stripe.
devices (Figure 2.10) . A simplified calculation will be used to quantify this effect.
Under the assumption that the gap resistance Rb,gap and the intrinsic semicon-
ductor resistance Rb,intr are negligible, and that the base contact width is less than
the transfer length (cf. equation 2.14), equation 2.53 can be rewritten as:
τcb,approx := Ccb,approxRcontact = Ccb,approx
ρc
wbcLe
(2.54)
The approximate collector-base capacitance can now be linked to physical dimen-
sions:
Ccb,approx =
ε0εCB (wbc + wgap + wem/2)
tc
(2.55)
with the effective dielectric constant of the base/collector semiconductor εCB and
dimensions as shown in Figure 2.3.
The total charging time constant for a simplified equivalent circuit reflecting the
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base sheet resistance Rmetal(L) = Rsh,metal L/wb is
τcb,3D =
Le∫
0
(R0 +Rmetal(L) + dRcontact) dCcb,approx (2.56)
RC delays associated to the region between emitter and base post, emitter end and
fringing fields are omitted in this estimation.
The integration yields three terms τcb,3D =: τcb,0 + τcb,1 + τcb,2. The first term τcb,0
is identical to equation 2.54:
τcb,0 =
ε0εBCρc
tc
wbc + wgap + we/2
wbc
= τcb,approx ∝ L0e (2.57)
The second term is proportional to the emitter length Le, describing a charging
delay due to the full device capacitance Ccb,approx charged through base post resistance
R0:
τcb,1 =
ε0εBCR0Le
tc
wbc + wgap + we/2
wbc
= R0Ccb,approx ∝ L1e (2.58)
The third term has a quadratic dependency on the emitter length Le:
τcb,2 =
ε0εBCRsh,metalL
2
e
2tc
wbc + wgap + we/2
wb
∝ L2e (2.59)
Comparing equations 2.59 to 2.57, a fictitious contact resistance due to finite base
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Figure 2.16: Numerical calculations of charging delay τcb as a function of emitter
length Le for different base metal sheet resistance Rsh. A finite element model has
been used that has been matched to a fabricated transistor.
metal sheet resistance can be defined:
ρb,metal :=
wbc
wb
Rsh,metalL
2
e
2
(2.60)
When the base sheet resistance is too high or there is insufficient base/collector
mesa undercut, wb ≈ wbc, this additional charging delay can severely limit RF band-
width. Figure 2.16 shows numerically calculated τcb as a function of emitter length for
a set of different base metal sheet resistances Rsh. The model described in section 2.6
has been used for these calculations. The quadratic increase of τcb with Le confirms
the trends predicted by above calculations.
With the results of the distributed circuit model, a geometry-dependent fitting
factor c ≈ 1.5 that depends on the different relative composition of the base-collector
parasitics can be found to match to the fictitious contact resistivity when assumptions
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made for above derivations have been violated:
ρb,metal =
wbc
wb
Rsh,metalL
2
e
c
(2.61)
2.6 Distributed Circuit Model
In order to evaluate effects of processing issues on RF bandwidths and to accu-
rately extract key device parameters from fabricated devices, a finite-element circuit
model has been developed that reflects the distributed nature of parasitics. The val-
ues of all circuit elements used in this model are derived from three sets of parameters:
the first set is comprised of parameters specific to the epitaxial wafer design, e.g. col-
lector thickness tc, normalized transconductance gm/Aej, et cetera. The second set
encompasses parameters that have been realized in the fabrication of the sample, e.g.
contact resistivities, the base-collector undercut, the end undercut of emitter stripes,
et cetera. The third set specifies the dimensions of a transistor.
Figure 2.17 shows a simplified circuit model along the length of the transistor
(compare to Figure 2.10). The left section of the circuit represents the parasitics
associated with the base post regions. The active device is partitioned into N slices
of Le/N length of the 2D transistor model shown in 2.18. The base terminals of
the slices are connected through resistors that are associated to the base electrode
resistance. Emitter end undercut is modeled by placing the 2D transistor model of
41
InP Bipolar Transistor Design Chapter 2
RBaseMetal,U RBaseMetalR0
CBP-Em
RBP-Em RBaseMetal
...
RBaseMetal,U
CEm-End
Base
Emitter
N instances of 2D
transistors of length Le/N
RCC
Collector
T2D T2D TundercutTundercut
RBaseMetal T2D
Rcontact,1 Rcontact,2
RCC
...
...
Figure 2.17: Finite element circuit model along the length of the transistor.
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Figure 2.18: Finite element circuit model along the width of the transistor T2D.
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length Lundercut at both ends of the emitter stripe with the active part removed. The
parasitics of the emitter end opposite to the base post is reflected by Rcontact,2 and
CEm−End.
The 2D transistor model shown in Figure 2.18 is mostly identical to the model
derived in [10]. Only the meshing of the base electrode regions has been made denser,
and the transistor model has been substituted with a voltage-controlled current source
parallel to a resistor Rbe.
2.7 Scaling Laws
RF bandwidth is closely tied to RC charging delays and transit times as dis-
cussed above. For improving bandwidth by a scaling factor of γ, all transit and
charging delays must be reduced by γ while maintaining current density Ie/Le and
resistances [17]. This is achieved by epitaxially thinning the base tb by γ
c (0.5 < c < 1,
[18,19]) and the collector tc by γ, assuming constant effective carrier velocities across
scaling generations. This doubles capacitances and hence RC delays, necessitating a
reduction of emitter and base/collector area by γ2 for desired reduction of C by γ.
This is done by shrinking emitter we and base/collector mesa widths for reasons of
heat dissipation [20]. For maintaining device access resistance R, contact resistivities
must also be scaled by 1/γ2.
High base doping na is key for low contact resistivity ρc,base. However, high dop-
ing also degrades current gain due to Auger recombination ∝ n−2a . Moreover, the
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Design Parameter Scaling Law
Collector Depletion Layer Thickness tc γ
−1 : 1
Base Thickness tb γ
− 1
2 : 1
Emitter-base junction width te γ
−2 : 1
Base-collector junction width wbj γ
−2 : 1
Emitter access resistivity ρc,emitter γ
−2 : 1
Base contact resistivity ρc,base γ
−2 : 1
Emitter current density Je γ
2 : 1
Emitter length Le γ : 0
Table 2.1: Approximate HBT scaling laws .
perimeter-to-area ratio increases with γ, exacerbating emitter-base surface leakage
currents [21]. Maintaining current gain requires therefore scaling of the base thick-
ness beyond γ0.5. A technology that decouples the base doping of the intrinsic base
from the doping of the base semiconductor to which ohmic contacts are formed could
potentially alleviate this constraint. At the same time, the conductivity of the base
electrode must be improved by γ4 as a consequence of simultaneous reduction of base
width by γ2 and base contact resistivity by γ2.
Kirk current density in the collector is increased by γc, 1.5 < c < 2 (equation 2.8):
while the collector thickness is reduced by γ and JKirk ∝ t−2c , the bias voltage of the
collector-base diode Vcb is also reduced so current densities scale with less than γ
2.
Emitter contacts must sustain current densities in excess of Je,Kirk = kJc,Kirk with
the current spreading factor k ≈ 2. In first order approximation, transconductance
gm stays constant for constant Ic. However, degeneracy effects will degrade gm at
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increased operating current densities. A thinner base and steeper bandgap grade as a
result of higher quasi-electric field reduces current spreading in the base and collector,
alleviating emitter current density scaling, i.e. k can become smaller than 2.
To first order, the electric field in the collector required to initiate avalanche
breakdown will decrease by γ3 with collector doping increased by γ2 (equation 2.7)
and collector thickness reduced by γ. Despite reduced bias voltage, scaling will thus
reduce the safe range of operation.
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Chapter 3
InP HBT Fabrication Technology
In the previous chapter, the design of heterobipolar transistors has been discussed.
With epitaxial and lithographic scaling as means to attain higher RF bandwidths,
main challenges lie in the fabrication technology for highly scaled devices. At the
time this work began (March 2010), the dominant limitation of RF performance was
the use of optical lithography for forming base electrodes and base/collector mesas:
alignment tolerances (≈ 100 nm) and resolution (> 250 nm) of the i-line projection
lithography stepper were inadequate for the sub-200 nm scaling generation. While
superior resolution (sub-20 nm) of electron beam lithography (EBL) has already been
exploited for forming emitters, attaining repeatable base-to-emitter alignment better
than 30 nm has required optimization of writing strategies and design fracturing for
EBL. Moreover, the 500 nm tall emitters necessitate thick EBL resist for the formation
of base electrodes and mesas, adding further complexity to the process. The high
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sensitivity of EBL resist to damage from stray electrons and radiation in electron
beam evaporators has posed another challenge to overcome for successful integration
of a complete EBL base formation process [1, 2].
It has been observed that prior processing and lithographic chemicals have in-
troduced contaminants on the base semiconductor surface, limiting attainable con-
tact resistivities to the base and subsequently fmax bandwidth. This has motivated
the development of a process for manufacturing scaled TLMs that closely resemble
HBTs in dimensions and fabrication. The fast turnaround of the scaled TLM pro-
cess has enabled quick iterative debugging, leading to the development of a novel
dual-deposition process that removes lithographic processing from the formation of
metal-to-base semiconductor contacts. The process yields low resistance base contact
that are thermally stable and impervious to electromigration at elevated operating
temperatures.
Conventionally fabricated devices suffered from damage to exposed semiconductor
surfaces between base electrodes and emitters, resulting in reduced current gain and
reliability. A composite Al2O3/SiNx passivation process has been developed that
encapsulates these regions right immediately formation of base contacts.
Further limitations of the fabrication process that limit bandwidth of highly-scaled
devices have been mitigated:
• Emitter End Undercut: Increased emitter thickness to emitter width ratio
causes rapid undercut of the emitter stripe ends, deteriorating fτ bandwidth
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by reducing the active device area while maintaining capacitances.
• Accidental Deposition of Base Metal onto Emitter Sidewalls: Base metal acci-
dentally deposited onto emitter sidewalls due to misalignment in the evaporator
or suboptimal emitter metal shape result in increased Cbe, limiting RF perfor-
mance.
• Base Post Scaling: Non-scaled base posts constitute a significant fraction of Ccb
particularly on small footprint devices, limiting RF bandwidth.
• Mechanical Stress in Thermal Processing: Different coefficients of thermal ex-
pansion between benzocyclobutene (BCB) and other materials on the sample
surface cause mechanical stress particularly during quick thermal ramp-ups and
-downs, resulting in poor yield and reliability.
• Low surface-assisted breakdown: Transistors passivated with BCB have exhib-
ited low breakdown BVCEO.
In this chapter, the UCSB fabrication process of HBTs is briefly outlined. Sub-
stantial key enhancements to the technology are presented that have enabled fabri-
cation of THz bandwidth transistors.
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Figure 3.1: HBT Process: Emitter metal and sidewall formation.
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3.1 Process Overview
Samples are cleaved from a 4” InP wafer epitaxially grown by a commercial vendor.
The top surface of the sample is oxidized in UV O3, and the oxide is removed in diluted
hydrochloric acid (HCl). Immediately after the etch, the sample is transported to an
electron beam evaporator. Below a pressure of 5× 10−7 Torr, a 20 nm thick layer of
the refractory metal molybdenum (Mo) is evaporated (Figure 3.1a).
A composite layer of tungsten (W) / titanium-tungsten (TiW, 10 % titanium by
weight) is sputtered onto the sample. The sputtering process has been calibrated to
deposit a stress-compensated film with an absolute stress modulus below 200 MPa.
80 nm thick SiO2 and 40 nm thick SiNx films are deposited in a PECVD process. A
40 nm thick chrome layer is evaporated (Figure 3.1b).
Photoresist is spun onto the chrome and it is patterned in an EBL process. The
pattern is transferred into the chrome in an anisotropic Cl2/O2 etch (Figure 3.1c).
The photoresist is stripped in N-Methyl-2-pyrrolidone (NMP). Residues are re-
moved in an oxygen plasma. The emitter metal is dry-etched in a vertical ICP
process with chrome as a hard mask [3]. A PECVD SiNx sidewall is formed (≈ 30 nm
as deposited, Figure 3.1d).
The emitter InGaAs cap is removed in a short etch in a dilution of peroxide and
phosphoric acid H2O2:H3PO4:H2O 1:1:25. Photoresist is spun onto the sample and
burned back in an oxygen plasma until the top part of the emitter stripes are exposed.
The sample is submerged in buffered hydrofluoric acid (BHF): the SiO2 layer above
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Figure 3.2: HBT Process: Base and collector electrode formation.
the TiW metal is removed so the chrome hard masks that have been damaged in the
dry etch are flushed off the emitters (Figure 3.1e).
Because the BHF etch has partially removed the first sidewall, a second sidewall is
formed (Figure 3.1f). The emitter semiconductor is removed in a wet etch H3PO4:HCl
4:1. Base electrodes and posts are formed in lift-off processes. The base/collector
mesa is formed in selective wet etches. Another set of lift-offs forms collector contacts
and posts. The devices are isolated in wet etches (3.2).
At this point, the front-end process is completed. Back-end fabrication starts with
the application of benzocyclobutene (BCB), a low-ε dielectric. The BCB is cured by
slowly heating the sample to 250 ◦C and maintaining this temperature for 1 h. The
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BCB is then ashed back in CF4/O2 to expose emitters and posts. A SiNx layer is
deposited to enhance metal 1 adhesion. Openings to emitters and posts are masked
with photoresist and transferred into SiNx with a CF4/O2 dry etch. Finally, 1µm
thick Ti/Au/Ti contact pads are formed in a lift-off process.
3.2 Emitter Process Improvements
3.2.1 Emitter Shape
In the presence of exposed refractory metals on the sample surface, processing
chemicals can cause rapid corrosion of non-noble electrode metals. While the emitter
sidewalls should fully encapsulate the emitter metal by design (Figure 3.1f), metal can
be still exposed at weak points: When the emitter stripe is drawn as a rectangle on the
lithographic mask, the high resolution of electron beam lithography process transfers
this design pattern with almost perfectly orthogonal edges (Figure 3.3a). The ICP
etch process for fabricating sidewalls removes the sidewall material preferentially at
these edges, leaving the emitter metal exposed. In the mask layout, the edges of all
emitters have been therefore rounded to establish complete sidewall coverage (Figure
3.3b).
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(a)
(b)
Figure 3.3: Transferred emitter pattern into chrome hard mask without (a) and with
(b) rounding the edges of emitter stripes.
(a) (b)
Figure 3.4: Failure modes of the chrome hard mask removal process: (a) chrome hard
mask has collapsed onto emitter, (b) chrome hard mask has fallen onto the semicon-
ductor, and damaged photoresist has contaminated the semiconductor surface.
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Figure 3.5: Discoloration of surface around emitters after stripping of the planariza-
tion resist in the chrome hard mask removal process.
3.2.2 Chrome Hard Mask Removal
A common failure mode that has diminished yield was insufficient removal of the
chrome hard mask. On a large portion of devices, the chrome hard mask would not
float off the emitters when the SiO2 underlayer was being removed in BHF, but instead
collapse back onto the emitter (Figure 3.4a) or onto close-by semiconductor (Figure
3.4b), resulting in either open emitter terminals or high base contact resistance. Fur-
thermore, photoresist skin that has been been damaged in the ashing process would
not be fully removed, contaminating critical semiconductor surfaces around the emit-
ter and subsequently deteriorating the base contact when sinking down in the wet
etch of the InP emitter.
In addition, surface discolorations around emitters have been observed after strip-
ping the photoresist (Figure 3.5): this indicates that BHF acid has crept through
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the photoresist and attacked the surface around emitters, invalidating the intended
purpose of the planarization process.
The following process changes have been implemented to enhance yield:
• A layer of SiNx has been inserted between SiO2 and the chrome hard mask.
The etch rate of SiNx in BHF is ≈ 8 times slower than SiO2 so a thin layer of
SiNx remains underneath the chrome hard mask when the SiO2 film is being
etched off. Electrostatic effects between the chrome hard mask and emitter
metal are diminished.
• Small amounts of the nonionic surfactant Tergitol have been added to BHF to
enhance the removal process.
• The photoresist planarization process has been abandoned: the chrome caps
are removed in a BHF etch immediately after the emitter metal dry etch.
3.2.3 Surface Preparation for Emitter Wet Etch
Prior to wet etching the InP emitter, the semiconductor surface is prepared by
removing oxides in a dilution solution of ammonium hydroxide (NH4OH) : water 1:10.
This step enhances repeatability of the InP wet etch. However, investigations into
potential contamination introduced by emitter processing have revealed the presence
of unknown compounds in the field and on the sensitive surfaces around the emitters
after the InP emitter wet etch (Figure 3.6a). A consecutive solvent clean of the sample
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(a)
(b)
Figure 3.6: Contamination of the semiconductor surface around emitter features as
a result of diluted NH4OH surface treatment (a) immediately after the wet etch and
(b) after a solvent clean (rinse in acetone, isopropyl alcohol, deionized water).
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Figure 3.7: Emitter after oxidation/oxide removal cycles and InP wet etch showing
uniform base surface without any signs of contamination.
has only partially removed contaminants (Figure 3.6b), severely limiting minimum
attainable base contact resistivity.
The following changes have been made to the process to mitigate these effects:
• Surface preparation in ammonia has been substituted with multiple oxidation
and oxide removal cycles: the sample surface is oxidized in a UV O3 reactor,
and the oxide is removed in diluted hydrochloric acid (1:10 HCl:H2O).
• Bench lights are shut off during any wet etches and rinses to reduce photoelectric
effects [4].
Figure 3.7 shows an emitter on a fabrication campaign where fixes described above
have been implemented: the uniform base surface shows no signs of contamination.
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Figure 3.8: Bottom-up view of the emitter with slow and fast etch facets.
(a)
(b)
Figure 3.9: Emitter end and base post undercut/scaling between (a) regular (a) and
(b) improved process.
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3.2.4 Emitter End Undercut
With shrinking emitter width we, the difference in etch rates between crystal facets
exacerbates undercut of emitter stripes from their ends (Figure 3.8). The undercut
reduces the active device area while keeping capacitances Cbe and Ccb approximately
constant, degrading fτ and fmax bandwidth. In conjunction with the surface prepa-
ration described above that removes a fraction of the InP emitter, the wet etch time
has been reduced by 40 % to 5 s to control the undercut.
Figure 3.9 indicate significant reduction of the single-sided emitter end undercut
from 220 nm to 50 nm as a result of above changes.
3.3 Base Process Improvements
With aggressive scaling, high resolution lithographic processes are required for
fabricating transistors. While emitters have been formed exploiting the advanced
resolution of electron beam lithography at the time this work started (March 2010),
base fabrication still relied on i-line projection lithography with limited resolution
(300 nm, wavelength λ=365.4 nm) and emitter-to-base alignment (150 nm). Base ac-
cess resistance Rbb depends very closely on the base electrodes formed symmetrically
around the emitter: Any misalignment will add to Ccb without significantly reducing
Rbb, deteriorating fmax bandwidth. At sub-200 nm emitter widths, both resolution
and emitter-to-base alignment tolerance of i-line lithography are inadequate. This
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has motivated the transition of base formation processes to electron beam lithogra-
phy with sub-20 nm resolution and alignment better than 30 nm.
3.3.1 Electron Beam Lithography Strategies
With resolution requirements of the HBT process far below the capabilities of the
EBL tool (JEOL 6300), the writing strategy has been optimized for minimizing the
exposure time: the tool has been operated in 4th lens mode with the largest deflector
field size (500µm) to minimize the number of stage movements during an exposure.
Also, the beam current has been set to 2 nA, being the optimum between short pixel
dwelling time and small step size (resolution).
Marks for global (200µm·4 µm, 1 per die) and local alignment (10µm·2 µm, 64
per die) have been added to the mask for emitter lithography. The writing time
between alignment mark detection and subsequently the misalignment caused by
system drift is reduced by splitting the e-beam reticle into quarters. Moreover, the
lithography pattern is partitioned into a primary and secondary set: the primary
set containing only alignment-critical, small area transistor features is written first,
allowing for frequent re-alignment by mark detection. The secondary set is comprised
of large control structures such as Vernier marks and profilometer pads insensitive to
misalignment and takes the bulk of the pattern exposure time.
Scattering processes of beam electrons with resist and substrate cause double
exposure of nearby resist, making it difficult to manually assign correct exposure
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doses to areas with densely packed features on the reticle. This so-called proximity
effect can be corrected numerically, greatly reducing the complexity of transferring
the design pattern into resist. This numerical correction has been therefore used for
base electrode lithography processes.
3.3.2 Base Metal Formation by Electron Beam Lithography
While regular EBL processes use resist that is very thin (< 100 nm) to obtain
highest resolution (< 10 nm), the height of the emitter metal and semiconductor
(≈ 500 nm) requires resist of similar thickness to reduce local thickness variation
effects while constraints on the resolution are more relaxed (< 50 nm). Also, the
resist sidewall should have a negative slope to enable lift-off processes. Due to the
sensitivity of fmax bandwidth on the base contact, it is important that the resist
develops fully out without leaving residues on the base semiconductor surface that
will degrade base contact resistivity.
UV6 Process
An EBL lift-off process using thick resist has been developed by Felix Recht and
Dan Denninghoff for use in high aspect ratio T-gates [5]: the process uses MicroChem
UV6, a positive tone resist that has been initially designed for UV exposure, but can
also be exposed by electron beam lithography. The process has been adjusted to meet
the requirements of the HBT process: the resist is spun onto samples at 3000 rpm to a
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Figure 3.10: Cross-sectional SEM of exposed and developed UV6 resist coated with
a thin layer of Au for enhanced contrast.
thickness of 700 nm (Figure 3.10). The resist has a chemical amplification mechanism
requiring a post bake immediately after exposure. The development chemistry (2.38 %
TMAH) is identical to optical lithography processes.
While a lift-off process with this resist can produce base electrodes with desired
features, it is prone to fail when the sample is irradiated in x-rays and electrons
during e-beam evaporation of the base electrodes: the resist sidewalls will either only
partially dissolve in photoresist stripper, leaving residues behind, or completely fail to
dissolve, destroying the sample (Figure 3.11). An alternative EBL process has been
therefore developed.
64
InP HBT Fabrication Technology Chapter 3
(a) (b)
Figure 3.11: UV6 resist damaged by electron and x-ray radiation during electron
beam evaporation. (a) Residues around lifted-off base electrode, (b) lift-off failure
due to damaged resist sidewalls that failed to be removed in photoresist stripper.
Figure 3.12: Emitter with base electrode lifted off using PMGI/ZEP.
65
InP HBT Fabrication Technology Chapter 3
(a) (b)
Figure 3.13: ZEP resist damaged by electron and x-ray radiation during electron beam
evaporation. (a) photograph of a sample immediately after evaporation showing resist
blistering, (b) low magnification SEM of a sample after stripping blistered resist.
PMGI/ZEP520 Process
A standard positive tone dual-layer resist process has been adjusted: PMGI is
spun onto the sample at 3000 rpm to a thickness of 400 nm. The PMGI is baked at
180 ◦C for 3 min. ZEP520:Anisole 1:1 or, alternatively, CSAR:Anisole is spun onto the
sample to a thickness of 200 nm. After another prebake at 180 ◦C for 3 min, the sam-
ple is exposed. ZEP/CSAR is developed using amyl acetate: it has been found that
development with methyl isobutyl ketone (MIBK) : isopropyl alcohol (IPA) leaves
residues on the underlayer PMGI that will collapse onto the sensitive base surface.
The underlayer is developed out in 2.38 % TMAH. The underlayer has low sensitivity
to electron beam exposure so it is isotropically washed out during development, cre-
ating a desired overhang of ZEP/CSAR. This greatly improves lift-off (Figure 3.12).
However, the resist is also very sensitive to damage during e-beam evaporation: the
resist blisters when irradiated with x-rays and electrons, ruining the lift-off. It can
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also form compounds on the sample surface that cannot be removed anymore with
either strippers or oxygen plasma treatment.
Enhancing Electron Beam Deposition with E-Beam Resist
Both ZEP/CSAR and UV6 are very sensitive to damage from x-rays and electrons
during metal deposition in electron beam evaporators. Cheng has found that carbon
contamination of gold sources can greatly increase emission of electrons onto the
sample [1, 2]. The presence of a nickel source in the hearth adds further to electron
irradiation: Nickel is magnetic at room temperatures and can deflect the electrons
from beam onto the sample.
As a remedy, the gold source been placed into a crucible made out of tungsten.
Small amounts of tantalum have been added to the gold source that acts as getter
for carbon contaminants. A graphite spacer was placed between the gold crucible
and the hearth to reduce the heat conductance between source and hearth, decreas-
ing the power required for evaporation. Furthermore, nickel was removed from the
system for every deposition. This has reduced radiation to an acceptable level so this
catastrophic lift-off failure mechanism has been eliminated.
3.3.3 Base Mesa Formation by Electron Beam Lithography
A thicker dilution of the negative mAN-2400 resist that has already been in use
for the emitter lithography has been adopted for protecting the base/emitter regions
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Figure 3.14: Cross-sectional SEM of a 100 nm wide line in maN2410.
during the wet etches that form the base/collector mesa. The resist spins on at 1.4 µm
thickness and yields aspect ratio in excess of 10:1 (see Figure 3.14).
3.3.4 Dual-Deposition Base Metal Process
Base contact resistance is very critical for fmax bandwidth. Lithographic processes
introduce contamination to the base semiconductor, limiting the attainable contact
resistance. This has motivated the development of a two-step base metalization pro-
cess that decouples deposition of base contact metals from the formation of base
electrodes. In the first step, a blanket base contact layer is deposited, removing any
lithographic processing. In the second step, base pads are lifted-off. The blanket
metal deposited in the field is removed in a dry etch.
Prior to wet etching the InP emitter, the surface is cleaned by removing the
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Figure 3.15: Dual deposited base metalization process flow.
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topmost layers with multiple cycles of oxidation in UV ozone and subsequent oxide
removal in diluted HCl (Figure 3.15b, also compare to section 3.2.3). The 30 nm
thick InP emitter is removed in a 5 s wet etch in 4:1 H3PO4:HCl. The etch time has
been shortened by 40 % to reduce lateral emitter undercut along fast etch planes from
220 nm per side to ≈ 50 nm (Figure 3.9a).
After a solvent clean for removing etch residues and short deoxidizing dip in 1:10
HCl:DI, the sample is immediately loaded to an electron beam evaporator. When a
pressure below 6× 10−7 Torr has been reached, a blanket metal stack of Pt/Ru/Pt
is evaporated onto the sample (Figure 3.15c). The initial thin layer of platinum
is deposited at very low rates (0.1 A˚/s) to improve surface coverage: this layer will
controllably sink into the base semiconductor, moving the ohmic metal-semiconductor
contact away from the surface. The 15 nm thick refractory ruthenium acts as a
thermally stable diffusion barrier for upper metal layers. The 2 nm thick topmost
noble metal platinum layer encapsulates Ru, protecting metals exposed on the sample
surface from galvanic corrosion in processing chemicals. This metal stack has a sheet
resistance of 25 Ω/, 20:1 less than the sheet resistance of the base semiconductor.
After initial metal deposition, a 10 nm thin layer of Al2O3 is conformally deposited
in a thermal ALD process. The alumina protects the exposed base regions between
base metalization and emitter semiconductor from damage in subsequent processing
and passivates the emitter-base surface. A 20 nm thick PECVD SiNx sidewall is
formed (Figure 3.15d), enabling the removal of Al2O3 in the field in a wet etch either
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in 2.38% TMAH (etch rate 3 nm/min) or 1:50 BHF:DI (etch rate ≈30 nm/min). The
sidewall also increases the spacing between accidental base metal deposits on the
emitter sidewalls and the emitter metal, reducing the base-emitter capacitance Cbe
and preventing short-outs.
Base metal pads of Ti/Au 5/95 nm are then lifted-off in a standard, bi-layer
electron beam lithography process (Figure 3.15e). Prior to metal deposition, resist
residues are removed in an oxygen plasma (20 s, 100 W, 300 mTorr): the presence of
the base contact metal diminishes the risk of damaging the base semiconductor. The
sheet resistance of the full composite base metal electrode is≈ 0.4 Ω/, approximately
half the sheet resistance of conventional lifted-off base metal stacks. After deposit-
ing base posts, emitter/base regions are protected utilizing electron beam lithogra-
phy with 1 µm thick resist (microposit maN-2410). A Cl2/O2 dry etch (20/5 sccm,
0.67 Pa, 400 W RF, 100 W ICP, 40 s) is used to remove the topmost blanket base layers
Pt/Ru [6]. Without breaking vacuum, a short sputtering etch in Ar/Cl2 (45/5 sccm,
1 Pa, 600 W RF, 150 W ICP, 20 s) is performed to remove non-volatile etching prod-
ucts from the field. The addition of Cl2 enables removal of etch redeposits on the
resist sidewalls in subsequent wet etches [7]. However, the sputtering etch is non-
selective to InGaAs, removing ≈ 25 nm of the base/collector. The wet etching times
of the base/collector mesa are adjusted accordingly (Figure 3.15f). Plasma-damaged
resist residues collapse onto emitter and base post during stripping and are removed
prior to deposition of interconnect metals in a short Ar sputter (20 s, 300 W ICP,
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Figure 3.16: Base-collector capacitance at Kirk current density of a set of devices
with identical widths as a function of emitter length. The intercept gives an estimate
for the capacitance of the base post Ccb,post ≈2.2 fF.
50 W RF, 20 sccm, 1 Pa).
3.3.5 Base Post Scaling
Prior base post fabrication processes have established the use of a lift-off under-
layer LOL1000 and 1.2 µm thick lift-off resist NLOF5510 for the fabrication of base
posts with 15 /15 /550 nm Ti/Pd/Au metal stack and a diameter of 1.1 µm [8]. While
the addition of a lift-off layer to the process had alleviated some yield issues, it re-
mained unreliable: a common failure mode was ripping out almost all base posts in
certain areas of the sample during the lift-off process. Also, the base post had not
been scaled properly for fears of decreasing process reliability even further.
At 1.1 µm diameter, controllably undercutting the base post without damaging
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the active part of the device remained challenging (Figure3.9a). A large fraction
of the base-collector capacitance was therefore due to the base post (Figure 3.16),
thereby limiting RF bandwidth.
To enhance base post adhesion, the metal stack has been changed to Ti/Au:
Pd has been omitted. The diameter of the base post has also been decreased to ≈
800 nm. The 40 % area reduction has enabled almost complete undercut of the base
post (Figure 3.9b). With these changes, failure at base post lift-off has not occurred.
3.4 Collector Process Improvements
Among emitter, base and subcollector contacts, the subcollector InGaAs layer ac-
cumulates most contaminants from prior processing. However, the horseshoe-shaped
collector metal has also the largest contact area, making the collector less sensitive
to higher contact resistivities (see Figure 2.13). In order to reliably yield contact
resistivies below 20 Ω µm2, the process has been modified to include a surface clean
prior to collector contact deposition: the sample is oxidized in UV O3, and the ox-
ide is removed in diluted hydrochloric acid. The sample is rinsed in DI water and
20 /20 /250 nm Ti/Pd/Au contacts are lifted-off.
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3.5 Backend Improvements
After finishing front-end fabrication, devices are planarized in BCB and contacted
with interconnect structures on metal 1. Very low yield due to open emitter-base
junctions has been observed which is attributed to thermo-mechanical fatigue. Several
process changes have been made to restore yield.
3.5.1 Device Passivation
In previous process campaigns, the sample has been deoxidized in diluted NH4OH
prior to the application of BCB. The surface preparation was changed to hydrochlo-
ric acid (compare to section 3.2.3), and 30 nm thick PECVD SiNx has been grown
prior to application of BCB in order to encapsulate all structures, providing addi-
tional mechanical support during thermal cycling. The SiNx layer has also enhanced
breakdown from 3.7 V [9] to 4.3 V [10].
3.5.2 Low Temperature Nitride
A layer of SiNx is used between BCB and metal 1 to enhance metal adhesion. In
previous process campaigns, this layer was grown by PECVD at 250 ◦C. The PECVD
process required fast thermal ramps, inducing high mechanical stress on the sample.
The PECVD process has been substituted with a sputtering process at either 100 ◦C
or room temperature.
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3.5.3 Tapered Base Feed Line
In old designs of the interconnect metalization, the feed for the base post had
significant overlap capacitance with the collector semiconductor. The feed has been
tapered to reduce this capacitance.
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(a)
(b)
Figure 3.17: Metal 1 mask layout adjustments to reduce overlap capacitance between
base feed line and subcollector: (a) before adjustment, (b) after.
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3.6 Scaled TLM Process
A fast-turnaround process for fabricating scaled TLMs (section 2.3) has been
developed to quickly iterate on process changes for improving base contact resistivity.
In contrast to conventional TLM fabrication [11], lithographic processes and key
dimensions of scaled TLMs have been designed to have high similarity to the HBTs.
The epitaxial design of wafers onto which scaled TLMs have been fabricated is also
either very similar or identical to epitaxial HBT wafers.
Fabrication for unpinched TLMs that have resist-defined gaps starts with lift-off
of contact pads in an electron beam lithography process (Figure 3.18a, also see section
3.3.2). Large area pads of 20/500 nm Ti/Au that overlap the contact metal are then
lifted off with i-line lithography to enable needle probing (Figure 3.18b) . The TLMs
are isolated using the established EBL process for masking the TLM gap regions
(3.18c, section 3.3.3).
The current force pads have been designed to provide symmetrical current feed to
the TLM gap, while voltage sense pads are connected close to the gap to reduce the
influence of parasitic voltage drops in the metal. Gap and pad width dimensions are
obtained from SEMs, and the resistance between pads is measured with four terminal
sensing.
The process for pinched TLMs is very similar to HBT fabrication: emitter metal
is deposited, emitter stripes are formed and etched and a sidewall is deposited (see
section 3.1). The contact metal is deposited around the emitter in a self-aligned
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Wbc
p-InGaAs base
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n-InGaAs collector
wgap
n-InP collector
(a)
p-InGaAs base
n-InGaAs collector
n-InP collector
(b)
p-InGaAs base
n-InGaAs collector
n-InP collector
(c)
Figure 3.18: Top-down and cross-sectional view of scaled TLM process for unpinched
TLMs. Gap spacing wgap ≈ we, contact pad width ≈ wbc, pad dimensions perpendic-
ular to gap Le.
(a) (b)
Figure 3.19: Top-down SEM of fabricated unpinched TLMs: (a) low magnification
image showing probe pads and dotted outline of (b) higher magnification image show-
ing TLM gap region.
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Figure 3.20: Scaled TLM process with TLM gaps defined by emitters.
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process (Figure 3.20a). The remainder of the process is identical to the non-scaled
TLM process.
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Chapter 4
Experimental Results
In this chapter, measurement methodology is briefly outline. Device results of samples
that have been fabricated with the improved fabrication processes described previ-
ously are presented. Sample HBT56J features a 30 nm base and a 100 nm collector.
Base electrodes and base/collector mesas have been formed using using electron beam
lithography and base/collector passivation with SiNx [1]. Several key issues that have
limited RF bandwidth to fτ / fmax of 400/900 GHz have been identified, among which
is high base contact resistance. The quick-turnaround scaled TLM process has been
exploited to investigate factors limiting base resistivity. Important results of the
scaled TLM process are presented, culminating in the development of an advanced
dual-deposition base metalization process (see section 3.3.4). Two samples with iden-
tical epitaxial design are shown that have been fabricated using this process and other
process enhancements: HBT64C and HBT64J feature a 20 nm base with increased
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doping and a 100 nm collector. The highest extractable fmax bandwidth 1070 GHz
at fτ of 480 GHz has been achieved on HBT64J. We suspect higher bandwidth of
transistors with smaller junctions, but extraction of fmax bandwidth is not possible
on these devices due to inadequacies of the RF calibration structures.
4.1 Device Measurement
4.1.1 DC Characteristics
The resistance of pinched and unpinched base TLMs and collector TLMs is mea-
sured with a DC semiconductor parameter analyzer. TLM pads are contacted with
needle probes. Current is forced through the TLMs while the voltage drop is simulta-
neously measured with high-impedance differential voltage measurement units (four
terminal sensing). The current is swept between negative and positive maximum
operating current density. The resistance is extracted from a least-squares fit to a
linear function. The measurement error estimated from the deviation of the fit to
the measured data is less than 1 % of the total resistance. Gap spacings have been
obtained from SEMs that have been taken prior to BCB planarization.
DC measurements of a transistor (Gummel, common-emitter I/V, breakdown,
etc.) are taken with microwave probes that make a mostly reflection-free contact
to the co-planar waveguide structures into which the transistors are embedded. The
measurement instrument is connected through DC ports of bias tees that are mounted
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on the microwave probes. The RF ports of the bias tees are terminated.
4.1.2 Small-signal Microwave Characteristics
Measurements of device microwave characteristics are crucial for determining RF
bandwidths and intrinsic device parameters. Highly-scaled HBTs have very small
reverse transmission characteristics ∝ 1/Ae [2], making accurate small-signal mea-
surements of such devices challenging. The bandwidth of transistors exceeds the
capabilities of state-of-the-art vector network analyzers (VNAs). However, measure-
ments from 0.5 GHz to 67 GHz give sufficient indication of bandwidths since the 3 dB
frequency at which current h21 and unilateral gains U start to roll off at 20 dB per
decade is below 30 GHz, depending on the device geometry.
A two step process is used to correct for the parasitic effects of cabling, probes and
on-wafer interconnect structures: in the first step, reference planes are carried to the
probe tips by LRRM calibration on a commercial Al2O3 substrate: known through,
short, open and match structures on this substrate are measured, and error terms are
calculated from these measurements with which the cable/probe delays and losses
can be stripped from measured S parameters [3]. Unlike other calibration methods
(e.g. SOLT) that rely on well-defined short and open structures over the entire
frequency range, LRRM calibration does not require carefully realized short and open,
making it less ill-conditioned for frequencies above 20 GHz. Also, reproducibility and
repeatability of measurements taken after LRRM calibration usually surpasses those
85
Experimental Results Chapter 4
obtained after SOLT calibration [4]. The calibration is validated by measuring a
transmission line structure on the Al2O3 substrate: when the insertion loss is less
than −40 dB over the entire frequency range at both ports and the phase of S12 and
S21 is linear, the calibration is considered valid.
In the second step, on-wafer open and short structures are measured [5]: an
open interconnect structure has the device removed. For the short structure, the
device is also not present, but its footprint is filled with interconnect metal. The
transistor parameters YDUT can be obtained by subtracting open Yopen and short
Zshort = (Yopen − Yshort)−1 from the measured parameters Ymeasured:
YDUT =
(
(Ymeasured − Yopen)−1 − Zshort
)−1
(4.1)
In previous interconnect designs [6], the ground plane was shared between neigh-
boring CPW structures, introducing undesired resonance effects in the measured uni-
lateral gain U at frequencies above 30 GHz that add ambiguity to the extraction of
fmax. By separating ground planes of adjacent coplanar waveguide structures, these
resonance effects have been suppressed.
In the calibration of the VNA, it is assumed that the RF signal propagates in
a single well-established mode between probe and RF structures that is identical
between calibration substrate and wafer. This assumption is violated, introducing
an error to the measurement. In addition, the co-planar waveguide structures used
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for the transistors discussed in this chapter are not well-isolated from the substrate,
potentially exciting parasitic modes at resonant frequencies that further deteriorate
RF measurements.
Insufficient isolation between probes adds another source of error to the mea-
surement: close probe spacing ≈ 170 µm required to minimize signal line losses and
ensure single mode operation causes probe-to-probe coupling, decreasing the accuracy
of device characterization.
These limitations have motivated the development of a process for fabricating
microstrip lines: the back-end process is extended to produce an additional layer of
BCB and metal [7]. Metal 1 is used as ground plane, shielding signal lines from the
substrate. Probe spacing is increased to 280µm. Most importantly, a complete set
of calibration structures is fabricated along with transistor wiring that enables on-
wafer multi-line TRL (through, reflect, line) calibration, eliminating the ambiguity
of the two-step calibration process. Further accuracy improvements can be attained
by reducing the pitch of RF probes. While this process has been established on test
samples and incorporated into mask layouts with which several samples have been
fabricated, it has not yet been executed on HBT samples.
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T (nm) Material Doping (cm−3) Description
10 In0.53Ga0.47As 8× 1019 : Si Emitter Cap
20 InP 5× 1019 : Si Emitter
15 InP 2× 1018 : Si Emitter
30 In≈0.5Ga≈0.5As 9–5× 1019 : C Base
13.5 In0.53Ga0.47As 5× 1016 : Si Setback
16.5 InGaAs/InAlAs 5× 1016 : Si B-C Grade
3 InP 3.6× 1018 : Si Pulse Doping
67 InP 5× 1016 : Si Drift Collector
7.5 InP 2× 1019 : Si Sub-Collector
5 In0.53Ga0.47As 4× 1019 : Si Sub-Collector
300 InP 1× 1019 : Si Sub-Collector
5 In0.53Ga0.47As NID Etch Stop
≈ 625k SI InP Substrate
Table 4.1: Epitaxial Structure Design of HBT56.
4.2 HBT 56
4.2.1 Epitaxial Design
The wafer HBT56 has been grown by solid source molecular beam epitaxy on a
4” InP substrate by IQE. The n-In0.53Ga0.47As emitter cap is highly doped for low
emitter resistance Rex. The 30 nm thick base is doping-graded from 9–5× 1019/cm3,
resulting in 55 meV conduction band slope. Numerical calculations indicate a base
transit time τb ≈ 71 fs. The 100 nm thick collector is comprised of a 13.5 nm setback,
a 16.5 nm chirped superlattice InGaAs/InAlAs grade and a 67 nm drift collector re-
gion (Table 4.1). The collector doping 5× 1016/cm3 is slightly above the maximum
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Figure 4.1: Numerically calculated band structure of HBT56 for Je=0 mA/µm
2
(black) and Je=24 mA/µm
2 (blue), Vcb=1 V, Vbe=1 V, Vcb =0.7 V. A current spread-
ing factor of Je/Jc ≈ 2 was assumed.
doping concentration 4.2× 1016/cm3 at which the collector would be fully depleted
at zero bias.
Figure 4.1 shows the band diagram for a transistor under bias at zero and at Kirk
collector current density.
4.2.2 Fabrication
The sample has a composite emitter stack of 20/250/250 nm Mo/TiW/W. The
thickness of first and second emitter sidewall has been both 30 nm as deposited.
For the base electrode, 3.5 nm Pt has been lifted off in the UCSB cleanroom. The
remainder of the stack 12/17/70 nm Ti/Pd/Au has been evaporated at Teledyne
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Figure 4.2: Common emitter I–V characteristics for a transistor with emitter junction
area 180 nm x 2.7 µm for (a) low voltage and (b) high voltage operation.
Scientific due to issues with the evaporators in the UCSB cleanroom at the time of
fabrication (see section 3.3.2). Prior to deposition of collector contacts, the surface
was prepared with a dip in diluted hydrochloric acid after development of photoresist:
oxidation in UV O3 has been omitted.
The sample has been passivated with a dip in diluted hydrochloric acid followed
by a PECVD SiNx deposition prior to BCB planarization.
4.2.3 DC Characteristics
Extractions from base TLM measurements indicate a base contact resistivity
ρc ≈ 9 Ω µm2. The sheet resistance of unpinched and pinched base TLM structures
is estimated at 1200 and 810 Ω/, indicating process damage to the extrinsic base
regions. Collector TLMs show unusually high contact resistivity ρcoll ≈ 55 Ω µm2.
Emitter access resistivity extracted from RF measurements is ρem,xs ≈ 3.5 Ω µm2.
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Figure 4.3: Common-emitter breakdown measurement with floating base of a tran-
sistor with junction area 180 nm x 2.7 µm. BVceo 4.3 V has been extracted when the
emitter current density is 10 kA/cm2.
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Figure 4.4: Gummel characteristics for an HBT with 180 nm x 2.7 µm emitter junction
area.
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Figure 4.5: Microwave gains for an HBT with 180 nm x 2.7 µm emitter junction area.
Single pole fit yields fτ 401 GHz, fmax 901 GHz.
Common I/V characteristics for low and high voltage operation are shown in Fig-
ure 4.2. Figure 4.3 shows breakdown measurement with common-emitter breakdown
voltage BVceo = 4.3 V at Je = 10 kA/cm
2. From devices with emitter-base junction
geometries identical to the device with best RF performance, a peak current gain β
of 16 can be observed (Figure 4.4).
4.2.4 Microwave Characteristics
Figure 4.5 shows microwave current gain H21, unilateral gain U and maximum
available / maximum stable gain MAG/MSG for a device with 180 nm wide emitter
junction. Peak RF performance was obtained at Je = 23.7 mA/µm
2, Vce = 1.8 V,
Ic =10 mA, Vcb =0.88 V, P/Aej = 42.7 mW/µm
2, Ccb/Ic = 270 ps/V. Single pole fit
yields fτ 401 GHz, fmax 901 GHz. Kirk effect is observed when fτ falls to 95 % of its
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Figure 4.6: Variation of fτ , fmax and Ccb with Je at Vce = 1.8 V for an HBT with
180 nm x 2.7 µm emitter junction area and 310 nm base-collector mesa width.
peak value (Figure 4.6).
A small signal equivalent hybrid-pi circuit has been developed from RF measure-
ments exhibiting good agreement between measured and simulated S parameters (Fig-
ure 4.7).
4.2.5 TEM Analysis
Cross-sectional transmission electron micrographs have been obtained to deter-
mine exact device dimensions and information about the fabrication process (Fig-
ure 4.8). The emitter junction width has been 20 nm wider than drawn due to varia-
tions in the dry etch. The Pt base contact has sunk ≈4 nm into the base. Accidental
deposition of base metal onto emitter sidewalls and damage to the semiconductor
between base electrodes and emitter is observed. The base/collector mesa has been
93
Experimental Results Chapter 4
Base
Emitter
Col.
Ccg = 3.7 fF0.26S Vbe e-jω 0.210ps
Rex = 5.0 Ω
Cje + Cdiff = 2.4 fF + 53.5 fF
Rbe = 56 Ω
Rbb = 27.3 Ω
Ccb,x = 3.03 fF
Ccb,i = 0.81 fF
Rcb = 15.5 kΩ
𝜏b = 71 fS
Rcc = 1.8 Ω
(a)
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.2 1.4 1.6 1.8 2.0 3.0 4.0 5.0 10 20
20
-20
10
-10
5.0
-5.0
4.0
-4.0
3.0
-3.0
2.0
-2.
0
1.8
-1.
8
1.6
-1.
6
1.4
-1.
4
1.2
-1.
2
1.0
-1
.0
0.9
-0
.9
0.8
-0.
8
0.7
-0.
7
0.6
-0.
6
0.5
-0.
5
0.4
-0.4
0.3
-0.3
0.2
-0.2
0.1
-0.1
S11 S22
S12x5
S21/10
measured
simulated
(b)
Figure 4.7: (a) A hybrid-pi equivalent circuit for the HBT at peak fmax performance.
(b) Comparison of (solid line) measured S-parameters of Figure 4.5 and (x) simulated
S-parameters from 0.5 to 67 GHz .
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(a) (b)
Figure 4.8: Cross-sectional TEMs of (a) the entire device, (b) magnified at the
emitter-base region. Emitter junction width we = 240 nm, single-sided base metal
width wbm = 220 nm, single-sided base mesa undercut wbmu = 125 nm, emitter-base
contact spacing wGap ≈ 12 nm.
undercut wbmu = 125 nm. Emitter-to-base misalignment is less than 20 nm.
4.2.6 Discussion
A sample from the same epitaxial wafer has been fabricated exhibiting fτ of
480 GHz and fmax of 1 THz at large base-collector junction width due to accidental
misalignment [8]. Although sample HBT56J shows excellent alignment at reduced
base-collector width, the observed fτ/fmax bandwidth has been lower.
High base contact resistivity has been identified as the main detractor of fmax band-
width: the interruption of base metal deposition due to fabrication circumstances has
caused increased contact resistivity ρc > 9 Ω µm
2. Although a few devices have exhib-
ited fmax bandwidth of 900 GHz, the bulk of the measured devices showed 700 GHz
fmax, indicating inconsistencies with base ohmics across the sample. Approximately
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Figure 4.9: Variation of base-collector capacitance Ccb versus emitter length Le for
different device geometries. Intersect Ccb,excess ≈2 fF.
3 Ω µm2 of the total extracted contact resisitivity on Le =2.7 µm transistors is due
to the finite sheet resistance of the base metal ≈ 0.8 Ω/. The fmax bandwidth
has been further limited by excess capacitance caused by insufficiently undercut base
posts (Figure 4.9). The RF bandwidth of devices with smallest junction area is re-
duced due to disproportionally high Ccb.
Accidental deposits of base metal onto the emitter sidewall have increased Cbe,
while emitter end undercut 200 nm per side has decreased the active devices area,
further reducing RF bandwidths. In addition, emitter end undercut ≈ 150 nm per
side has reduced Ccb/Ic.
High collector contact resistivity is due to surface contamination. A more thor-
ough surface cleaning procedure (section 3.4) has therefore been integrated into the
process.
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The breakdown voltage has been increased from 3.7 V to 4.3 V as a result of the
enhanced surface passivation process (see section 3.5.1). The passivation process has
also improved yield.
4.3 Scaled TLM Results
With fmax bandwidth of HBT56J below expectations, a series of experiments ex-
ploiting the fast-turnaround scaled TLM process (section 3.6) has been conducted
to find root causes of high base contact resistivity. At 100 nm collector thickness
HBT generation, HBT base contact fabrication needs to yield contact resistivity be-
low 4 Ω µm2 [10]. While the contact resistivity of refractory metals to highly doped
layers of thick p-InGaAs is low (Figure 4.10), integration into the HBT process has
been unsuccessful: an HBT sample fabricated with a Ru contact to a 18 nm thick
p-InGaAs base p-doped from 14–9× 1019/cm3 has exhibited contact resistivity of
19.2 Ω µm2 (Figure 4.11), indicating contamination at the interface from prior pro-
cessing. Previous TLM experiments at UCSB and published reports [11] indicate
better contact resistivity to p-InGaAs with Pd or Pt than with refractories. The
scaled TLM experiments have been therefore executed with Pt as base contact metal
that has a shallower interdiffusion depth than Pd.
The effect of processing prior to base metal deposition has been quantified by
fabricating scaled TLMs without emitter fabrication. In order to assess the thermal
stability of the contacts, samples have been measured before and after a thermal
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Figure 4.10: Variation of contact resistivity ρc to p-InGaAs at different doping levels
for metals Mo, W, Ir and Pd [9]. The red line indicates the upper limit for 100 nm
collector thickness HBT node ρc =4 Ω µm
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Figure 4.11: Measured base TLM resistance as a function of gap spacing on sample
HBT65D: 15 nm Ru contact to 18 nm p-InGaAs base with a doping grade from 14–
9× 1019/cm3.
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(a) (b)
Figure 4.12: (a) Top-down and (b) 85◦ SEMs of a scaled TLM on sample 121217E
fabricated without emitter processing.
anneal that is identical to the cure required for BCB planarization. Changes to the
composition of the base metal stack have been made so as to attempt improving base
contact resistivity.
4.3.1 Sample 121217E
The fabrication process of scaled TLM and extraction of contact resistivity has
been verified on a sample with 25 nm thick p-InGaAs doped at ≈1.4× 1020/cm3 on
an InP buffer. The sample has been grown in the UCSB MBE on a 2” InP substrate.
The sample has been much higher doped than HBT base layers and lacks the doping
grade, but it provides a baseline for subsequent scaled TLM samples and a point of
comparison to TLMs fabricated with i-line lithography [9]. The TLM pads have been
deposited using a PMGI/ZEP EBL lift-off process with a dip in diluted hydrochloric
acid as surface preparation just prior to evaporation. Figure 4.12 shows SEMs of
TLM structures after fabrication.
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Post anneal:
ρc = 2.5 Ω-μm2
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Figure 4.13: Measured TLM resistance as a function of pad spacing for the sample
121217E.
The extracted contact resistivity prior to annealing was 1.1 Ω µm2. After the
1 h 250 ◦C anneal, the contact resistivity has increased to 2.5 Ω µm2. The achieved
contact resistivity is sufficiently low for the HBT scaling node discussed in this work:
however, with p-InGaAs doping of the sample much higher than the doping level of an
HBT base, the experimental result is not directly transferable to the HBT process.
Also, with the extracted contact resistivity significantly above estimations derived
from prior results (Figure 4.10), surface contamination from lithographic processing
is suspected.
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Figure 4.14: SEM of pinched TLM structure on TLMv3D after deposition of TLM
electrodes.
4.3.2 Scaled TLM Samples with Emitter Processing
Scaled TLMs with emitter-defined gaps have been fabricated: the sample has been
cleaved from a commercially grown wafer with HBT layer structure. The base on this
sample is 25 nm thick p-InGaAs with a doping grade from 9× 1019 to 5× 1019/cm3.
Emitter metal has been deposited and emitter stripes have been defined in a dry etch
process (section 3.1). A single 30 nm thick sidewall has been deposited after etching
the InGaAs emitter cap. The hardmask was not removed. After sidewall formation,
the sample containing multiple dice has been cleaved into several pieces on which
several different scaled TLM fabrication campaigns have been executed.
TLMv3D
On this sample, the emitter surface has been prepared with an oxide removal dip
10 s in NH4OH:H2O 1:10 followed by 60 s H2O rinse. The emitter was removed in
a wet etch 9 s H3PO4:HCl 4:1. After emitter wet etch, residues have been observed
with SEM (Figure 3.6). A solvent clean has partially removed the residues from the
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Figure 4.15: Measured TLM resistance as a function of pad spacing for the sample
TLMv3D.
critical base surface around the emitter. For the base electrode metal, a stack of
15/12/16/65 nm Pt/Ti/Pd/Au has been lifted off (Figure 4.14) after a deoxidizing
dip in HCl:H2O 1:10.
Before the thermal anneal, the measured contact resistivity was 12 Ω µm2. After
the anneal, the contact resistivity has increased to 26 Ω µm2 (Figure 4.15).
TLMv3C
Prior to the wet etch, the emitter surface has been oxidized in a UV ozone reactor.
The oxide was removed with a 10 s dip in diluted HCl:H2O 1:10 followed by a 60 s
H2O rinse, substituting the basic oxide removal solution with an acidic one. Wet
bench lights have been shut off during the oxide removal and wet etches. SEMs of
the sample show no indication of surface contamination (Figure 3.7). The remainder
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Figure 4.16: Measured TLM resistance as a function of pad spacing for the sample
TLMv3C.
of the fabrication process is identical to TLMv3D.
Before the thermal anneal, the measured contact resistivity was 4 Ω µm2, indi-
cating an improvement due to changed surface preparation. After the anneal, the
contact resistivity has increased to 16 Ω µm2 (Figure 4.16), suggesting thermal con-
tact degradation due to deep interdiffusion of 15 nm Pt with the InGaAs base.
TLMv3O
On TLMv3O, the improved surface preparation has been retained. The thickness
of the initial Pt contact layer of the base electrode has been reduced to 3 nm. Instead
of Ti, a layer of Al of unknown thickness has been accidentally deposited.
Before the thermal anneal, the measured contact resistivity was 5 Ω µm2. After
the anneal, TLM structures have exhibited low resistance with almost no dependency
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Figure 4.17: Measured TLM resistance as a function of pad spacing for the sample
TLMv3O.
on gap spacing, indicating that base electrode metal has diffused through the entire
25 nm thick base (Figure 4.17).
TLMv3R
On this sample, the correct metal stack has been deposited. Measured contact
resistivity was 3 Ω µm2 before annealing and 10 Ω µm2 after the thermal bake.
4.3.3 Discussion
The results of TLMv3R and TLMv3O indicate that an initial base contact layer
of 3 nm Pt fully reacts with the base during thermal anneals, losing its property as a
diffusion barrier between upper metal layers and InGaAs. With the initial layer of Pt
chosen too thick (TLMv3C), ohmic contacts on doping-graded bases are deteriorated
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as a result of deep interdiffusion [12] that can even potentially short out the base-
collector junctions.
In the literature [13], formation of Ti-As compounds at elevated temperatures is
reported that degrade the ohmic interface. We suspect that with standard lifted-
off 3/12/16/65 nm Pt/Ti/Pd/Au base electrodes, Pt-Ti-As compounds are formed
during thermal processes that deteriorate the contact. A novel base metal process
has been therefore developed that maintains a reactive Pt contact layer to over-
come surface contaminants while exploiting the thermally stable refractory metal
ruthenium (Ru) as a diffusion barrier (section 3.3.4). The initial base contact metal
is deposited without any lithographic processing to minimize contamination. After
forming base contacts, base and emitter semiconductor surfaces are passivated with
Al2O3 that is thermally grown in an atomic layer deposition process, providing com-
plete surface coverage due to conformal growth.
4.3.4 Scaled TLM Sample with Emitter and Dual-Deposited
Base Processing
On sample TLMv3B, the dual-deposition base metalization process has been ex-
ecuted (Figure 4.18). Before the thermal anneal, the measured contact resistivity
was 1.5 Ω µm2, increasing to 3 Ω µm2 after the anneal (Figure 4.19). The contact
resistivity yielded on this sample is sufficiently so this process has been used on all
subsequent HBT fabrication campaigns.
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Figure 4.18: SEM of pinched TLM structure on TLMv3B at 80◦ after fabrication.
Post anneal:
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Figure 4.19: Measured TLM resistance as a function of pad spacing for the sample
TLMv3B.
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4.4 HBT 64
4.4.1 Epitaxial Design
The wafer HBT64 has been grown by solid source molecular beam epitaxy on a
4” InP substrate by IQE. In comparison to HBT56, the doping of the space charge
region in the emitter has been increased from 2× 1018/cm3 to 5× 1018/cm3 to reduce
source starvation effects. Base thickness was reduced from 30 nm to 20 nm while
doping has been simultaneously increased from 9–5× 1019/cm3 to 11–7× 1019/cm3,
resulting in 90 meV conduction band slope. Numerical calculations indicate a base
transit time τb ≈ 46 fs. The collector and subcollector design has not been changed
between HBT56 and HBT64. Table 4.2 lists the epitaxial layer structure. Figure 4.20
shows the band diagram under bias at zero and at Kirk collector current density.
4.4.2 Fabrication
Two samples have been fabricated from the wafer: HBT64C and HBT64J. The
emitter hardmask removal on 64C has been executed with photoresist planarization.
On 64J, the photoresist planarization has been skipped. Two emitter sidewalls (30 nm
as deposited) have been formed on both samples. The emitter etch has been prepared
on both samples with oxidation in a UV O3 reactor and oxide removal in HCl:DI.
Emitter etching time has been reduced from 8 s to 5 s to successfully reduce emitter
end undercut (refer to section 3.2.4). The dual base metal process has been executed
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T (nm) Material Doping (cm−3) Description
10 In0.53Ga0.47As 8× 1019 : Si Emitter Cap
15 InP 5× 1019 : Si Emitter
15 InP 5× 1018 : Si Emitter
20 In≈0.5Ga≈0.5As 11-7× 1019 : C Base
13.5 In0.53Ga0.47As 5× 1016 : Si Setback
16.5 InGaAs/InAlAs 5× 1016 : Si B-C Grade
3 InP 3.6× 1018 : Si Pulse Doping
67 InP 5× 1016 : Si Drift Collector
7.5 InP 2× 1019 : Si Sub-Collector
7.5 In0.53Ga0.47As 4× 1019 : Si Sub-Collector
300 InP 1× 1019 : Si Sub-Collector
3.5 In0.53Ga0.47As NID Etch Stop
≈ 625k SI InP Substrate
Table 4.2: Epitaxial Structure Design of HBT64.
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Figure 4.20: Numerically calculated band structure of HBT64 for Je=0 mA/µm
2
(black) and Je=18 mA/µm
2 (blue), Vcb=1 V, Vbe=1 V, Vcb =0.7 V. A current spread-
ing factor of Je/Jc ≈ 1.5 was assumed.
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Figure 4.21: Top-down SEM of a fabricated transistor on sample HBT64J before
planarization indicating rough surface in the field.
(a) (b)
Figure 4.22: Accidental emitter-to-base shorts on metal 1 interconnect layer (a) before
and (b) after dry etch.
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on both samples, only varying the thickness of the initial Pt 1 nm on 64C, 2 nm
on 64J (section 3.3.4). A passivation layer of thermal Al2O3 grown at 200
◦C for
≈ 90 ALD cycles has been formed, resulting in 10 nm thick films. A single base
sidewall (30 nm as deposited) was formed in a standard process. The Al2O3 has
been removed in a wet etch of 1:50 BHF:H2O for ≈ 30 s. Base electrodes of 5/95 nm
have been lifted off in a PMGI/CSAR electron beam lithography process: prior to
metal deposition, photoresist residues have been removed with an oxygen plasma.
Reduced diameter base posts (section 3.3.5) have been deposited. The base contact
metal in the field has been removed in a composite dry etch of 40 s Cl2/O2 and 25 s
Cl2/Ar. Base/collector mesas have been isolated, collector electrodes were formed
after surface clean (section 3.4), collector posts have been lifted off. The transistors
were isolated in a selective wet etch: on 64J, the wet etch has left residues in the
field on parts of the sample (Figure 4.21): the Ar sputtering step of the base dry etch
has been too short, leaving contaminants on the surface that sank down during wet
etches. A nitride layer was grown prior to BCB planarization (section 3.5.1). Prior
to metal 1 lithography, photoresist residues have been sputtered off base posts and
emitter stripes. Accidental shorts of metal 1 between base and emitter interconnect
electrodes due to poor photoresist adhesion in that region required a 20 s sputtering
etch (20 sccm Ar at 1 Pa, 300 W RF, 50 W bias) to clear out excess metal (Figure 4.22).
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Figure 4.23: Common-emitter characteristics of a transistor with junction area 200 nm
x 2.9 µm.
4.4.3 DC Characteristics
Base TLM structures have been inadvertently damaged during fabrication: mea-
sured resistances do not correlate with gap width. Collector TLMs indicate contact
resistivity ρcoll ≈ 16 Ω µm2. Emitter access resistivity extracted from RF measure-
ments is ρem,xs ≈ 3 Ω µm2.
Gummel and common-emitter DC characteristics are shown in Figures 4.23 and
4.24. Peak current gain of the device with highest measurable fmax bandwidth is
≈ 16. Base and collector ideality are similar to sample HBT56.
Floating base breakdown measurements indicateBVceo = 4.1 V on sample 64J (Fig-
ure 4.25).
111
Experimental Results Chapter 4
β
 Ic
 Ib
nc: 1.22
Solid: Vcb = 0 V 
Dotted: Vcb = 0.8 V
nb: 1.82
β
0
2.5
5
7.5
10
12.5
15
17.5
I c, 
I b [
A]
10−9
10−8
10−7
10−6
10−5
10−4
10−3
0.01
Vbe [V]0 0.2 0.6 0.8
Figure 4.24: Gummel characteristics for an HBT with 200 nm x 2.9 µm emitter junc-
tion area.
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Figure 4.25: Common-emitter breakdown measurement with floating base of a tran-
sistor with junction area 200 nm x 1.9 µm. BVceo = 4.1 V has been extracted when
the emitter current density is 10 kA/cm2.
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Figure 4.26: Microwave gains for an HBT with 200 nm x 2.9 µm emitter junction area.
(a) Double logarithmic plot, (b) linear plot of gain·frequency vs frequency. Single pole
fit yields fτ 470 GHz, fmax 1070 GHz.
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Figure 4.27: Variation of fτ , fmax and Ccb with Je at Vce = 2.0 V for an HBT with
200 nm x 2.9 µm emitter junction area and 390 nm base-collector mesa width.
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4.4.4 Microwave Characteristics
Microwave gains have been obtained from S-parameter measurements from 500 MHz
to 67 GHz. On sample 64J, devices with heavily undercut base/collector mesas exhibit
highest measurable RF performance (Figure 4.26): a least-squares fit to a single-pole
roll-off shows fτ 480 GHz, fmax 1070 GHz for a device with emitter junction area
200 nm ·2.9 µm at Vce =2 V, Je =18 mA/µm2, P/Aej =36 mW/µm2, Vcb = 1.13 V,
Ccb/Ic = 173 fs/V. The goodness of fit has been validated on a linear scale plot.
Figure 4.27 shows variation of fτ , fmax and Ccbon Je. This device has not been elec-
trically stressed: Kirk effect has been observed on other devices at Je = 19 mA/µm
2
where fτ drops to 95 % of its peak value.
Smaller footprint devices on 64J exhibit higher fτ , but calibration artifacts in
measured Mason’s unilateral gain prevent reliable extraction of fmax bandwidth (Fig-
ure 4.28).
A small signal equivalent hybrid-pi circuit has been developed from RF measure-
ments of the device shown in Figure 4.26 exhibiting good agreement between measured
and simulated S parameters (Figure 4.29).
On sample 64C, fτ 480 GHz and fmax 910 GHz bandwidths have been observed on a
transistor with emitter junction area 220 nm ·2.9 µm at Vce =1.85 V, Je = 18 mA/µm2,
P/Aej = 33.3 mW/µm
2, Vcb = 0.98 V, Ccb/Ic = 305 fs/V.
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Figure 4.28: Microwave gains for an HBT with 170 nm x 1.9 µm emitter junction
area. (a) Double logarithmic plot with unilateral gain of device in figure 4.26 drawn
for comparison, (b) linear plot of gain·frequency vs frequency. Single pole fit yields
fτ 510 GHz.
4.4.5 TEM Analysis
Transmission electron micrographs have been obtained from sample HBT64A,
a sample fabricated by Han-Wei Chiang using the conventional lifted-off base pro-
cess exhibiting a maximum fmax 667 GHz and fτ 476 GHz, as well as HBT64C and
HBT64J. A composite image created from four separate TEMs comparing HBT64A
with lifted-off base contacts to HBT64J with dual deposited base contacts is shown
in Figure 4.31. The entire cross-section and a cutout of the emitter-base region is
shown in Figure 4.33 for HBT64C and in Figure 4.32 for HBT64J. The interdiffusion
depth of the base metal is ≈ 3.1 nm for 1 nm thick Pt base contact layer on HBT64C
and ≈ 6 nm for 2 nm thick Pt base contact layer on HBT64J.
115
Experimental Results Chapter 4
(a)
0.
1
0.
2
0.
3
0.
4
0.
5
0.
6
0.
7
0.
8
0.
9
1.
0
1.
2
1.
4
1.
6
1.
8
2.
0
3.
0
4.
0
5.
0
10 20
20
-20
10
-10
5.0
-5.0
4.0
-4.0
3.0
-3.0
2.0
-2.
0
1.8
-1.
8
1.6
-1
.6
1.
4
-1
.4
1.
2
-1
.2
1.
0
-1
.0
0.
9
-0
.9
0.
8
-0
.8
0.
7
-0
.7
0.6
-0
.6
0.5
-0.
5
0.4
-0.
4
0.3
-0.3
0.2
-0.2
0.1
-0.1
S11 S22
S12x5
S21/10
measured
simulated
(b)
Figure 4.29: (a) A hybrid-pi equivalent circuit for the HBT at peak fmax performance.
(b) Comparison of (solid line) measured S-parameters of Figure 4.26 and (x) simulated
S-parameters from 0.5 to 67 GHz .
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Figure 4.30: Microwave gains for an HBT with 220 nm x 2.9 µm emitter junction area.
(a) Double logarithmic plot, (b) linear plot of gain·frequency vs frequency. Single pole
fit yields fτ 480 GHz, fmax 910 GHz.
Figure 4.31: Composite TEMs of sample with base fabricated using lifted-off base
contact technology (left, HBT64A) and dual-deposited base contact technology (right,
HBT64J).
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(a) (b)
Figure 4.32: Cross-sectional TEM of (a) the complete HBT with 200 nm x 2.9 µm
emitter junction area and (b) the emitter-base region of the same device on sample
64J.
4.4.6 Discussion
Very high fmax bandwidth has been observed on HBT64J that was enabled by
improved base ohmics due to the dual-deposition base metal process: RF measure-
ments indicate a total base contact resistivity of ≈ 4 Ω µm2, better than any previous
sample with lifted-off base contact metalization has yielded. The extracted base con-
tact resistivity on 64C is ≈ 4 Ω µm2. Incomplete surface coverage of 1 nm Pt contact
layer has increased base contact resistivity on 64C despite shallower interdiffusion
that results in higher doping at the metal-semiconductor interface.
The sheet resistivity of the base electrodes has been reduced from 1 Ω/ on 56J
to 0.4 Ω/ on 64C and 64J as a result of dual-deposition base metal process. With
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(a)
(b)
Figure 4.33: Cross-sectional TEM of (a) the complete HBT with 150 nm x 2.9 µm
emitter junction area and (b) higher-magnification cutaway of the emitter-base region
marked with red dotted rectangle in (a) on sample 64C.
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the heavily undercut base/collector mesa on 64J, the fictitious contact resistivity due
to the finite resistance of the base electrodes has been reduced from ≈ 3 Ω µm2 on
56J to ≈ 0.7 Ω µm2 on 64J and ≈ 1.4 Ω µm2 on 64C on highest RF bandwidth HBTs
(Le = 3 µm).
Reduction in parasitic capacitances achieved by shrinking the base post, under-
cutting the base post, reducing the undercut of emitter ends and a thinned base has
further improved highest fτ bandwidth from 440 GHz on 56J to 550 GHz on both 64J
and 64C.
Current gain has been maintained on 64J and 64C despite increased base doping
and subsequently reduced bulk current gain: estimations for the current gain due to
bulk recombinations predict a 40 % decrease from 56 to 64 (βbulk = τn/τb ∝ t−0.5b n−2a ,
minority carrier lifetime τn ∝ n−2a due to Auger from na base doping concentration,
base transit time τb ∝ t0.5b with base thickness tb). The Al2O3 layer deposited as part
of the dual-deposition base metalization process has completely covered all sensitive
base/emitter surfaces, thereby passivating and protecting it from damage in subse-
quent processing. Steeper base doping grade has further reduced emitter-base surface
currents, resulting in maintained overall current gain.
Wet etching issues during base/collector mesa and device isolation have decreased
yield on 64J. We suspect either incomplete removal of etch residues during the sput-
tering base metal dry etch or contamination of etchants/glassware.
Reduced InP emitter wet etching times and poor dimension control of the emit-
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ter metal dry etch have increased junction widths, yielding only devices with we >
160 nm. Narrower junction width HBTs are expected to exhibit higher bandwidths.
Insufficient calibration structures have limited fmax extraction on small footprint
devices. The mismatch of <(Y12)−1 to the 50 Ω measurement system has limited
measurement accuracy.
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Chapter 5
Conclusions
5.1 Accomplishments
On the path to highly-scaled heterobipolar transistors with highest RF band-
widths, key features have been added to the manufacturing process that have enabled
significant narrowing of base/collector widths while yielding low contact contact re-
sistivities to both emitter and base. At the same time, device parasitics have been
significantly reduced.
Electron beam lithography has been exploited for the formation of well-aligned,
narrow base electrodes and base/collector mesas. High resolution (10 nm) and ex-
cellent emitter-to-base alignment (sub-30 nm) has been achieved by optimization of
pattern writing strategies and proximity effect correction. Radiation damage of EBL
resist has been identified as root cause of failure in base lift-off processes. With ra-
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diation doses reduced to acceptable levels, two samples have been fabricated yielding
substantially increased fmax bandwidth [1, 2].
Extraneously high base contact resistivity has been identified as the main lim-
itation on fmax bandwidth. This has motivated the development of a scaled TLM
process that is similar to both HBT fabrication and dimensions, but has very fast
turn-around times. The scaled TLM process has enabled a series of experiments that
have shed light on multiple issues limiting base contact resistivity: we infer from the
results that contaminants to the base semiconductor have been inadvertently intro-
duced in prior processing. Furthermore, it has been found that the Pt contact layer
to the base is an insufficient diffusion barrier between the InGaAs base and metals of
the base electrodes.
The results of scaled TLM experiments have motivated the development of a novel
dual-deposition base metalization process that shows superior contact resistivity and
thermal stability in comparison to conventional {Pd,Pt}/Ti/Pd/Au contacts: imme-
diately after removing the InP emitter, base contact metalization is deposited without
any lithographic patterning so as to maintain a pristine semiconductor surface for the
ohmic interface. A composite metal stack of platinum and ruthenium is exploited:
a controllably shallow reaction between an ultrathin layer of platinum and the base
semiconductor moves the ohmic interface away from the surface. With the upper
metal layer ruthenium as a diffusion barrier, low contact resistivity below 4 Ω µm2 is
maintained even after high temperature processing.
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It has been shown that finite sheet resistance Rsh of the base electrodes imposes
further limitations on fmax bandwidth: an expression relating the sheet resistance to a
fictitious base contact resistivity ρBaseMetal ∝ RshL2e has been derived and numerically
verified with a finite-element circuit modeling the 3D transistor. For the HBT with
highest RF bandwidth on sample 56J, approximately 3 Ω µm2 of the total measured
base contact resistivity is only due to the finite resistance of the base electrodes.
Fabrication of thicker, more conductive base electrodes has been enabled by the dual-
deposited base metalization process: the addition of a third sidewall mitigates risk
of base-emitter shorts caused by accidental base metal deposits onto thin emitter
sidewalls while also decreasing Cbe. With aggressive undercut of the base/collector
mesa, the effect of base electrode resistance on fmax bandwidth has been reduced
further: the fictitious contact resistivity on samples 64C and 64J has been decreased
to 0.4 Ω µm2.
Further deficiencies of the fabrication process that limit RF bandwidth have been
identified and resolved: on highly scaled devices, the ends of the emitter stripe have
been severely undercut along fast etch facets. This has reduced the active device
area, increasing Ccb/Ic and subsequently degrading RF bandwidth particularly on
small footprint transistors. Non-scaled base posts have amounted for > 60 % of Ccb
capacitance, greatly reducing transit frequencies. The fabrication process has been
modified to mitigate both issues.
Passivation of base/collector junctions with a dip in diluted hydrochloric acid
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and subsequent encapsulation with PECVD SiNx has increased breakdown voltage
BVCEO from 3.7 V [1] to 4.3 V [2].
The design and process improvements have been demonstrated on sample 64J on
which the base has been thinned to 20 nm while the doping grade was increased to
11–7× 1019/cm3. Transistors exhibited fτ 480 GHz and fmax well above 1 THz at
we = 200 nm emitter width. With simultaneous emitter access resistivity 3 Ω µm
2
and base contact resistivity 4 Ω µm2, key roadmap milestones for the 100 nm thick
collector HBT generation have been met [3].
5.2 Future Work
As of 2015, no immediate physical constraints are observable that would pre-
vent the realization of further scaled heterobipolar transistors with RF bandwidths
well beyond of what has been demonstrated in this work: scaling laws remain valid.
However, the fabrication of such devices will continue to be challenging.
Precise control of key device dimensions is critical for scaling. In this work, the
dry-etch process for forming the high aspect ratio ≈ 5:1 refractory metal emitter elec-
trodes has shown poor repeatability: despite various efforts to calibrate and stabilize
the process, the width of the emitter electrode remains very sensitive to ill-controlled
external parameters affecting the dry etch. In addition, the emitter junction has been
inadvertently widened further as a result of shortened wet etch times for reducing the
undercut of emitter ends. Both effects have resulted in increased emitter width by
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≈ 100 nm. A modified process is therefore required for forming emitter metal stripes
and etching emitter semiconductor layers that will restore precise emitter width con-
trol. Efforts are underway at UCSB to develop a new emitter metal process: emitter
stripes are formed by etching high aspect ratio trenches etched into amorphous Si.
These trenches are then filled with conformally grown metal. The sample is planarized
and silicon in the field is removed. Unlike the composite TiW/W dry etch used in
this work, high aspect ratio dry etching processes for amorphous silicon have a high
degree of control over sidewall slopes and subsequently emitter width. Repeatable
formation of narrow and deep trenches have been demonstrated.
The electron beam lithography process that has been developed for base formation
will remain usable for several scaling generations: with adjustments to the pattern
writing conditions at the expense of writing time and lithographic process parameters
(resist thickness etc.), base electrodes can be formed with base-to-emitters alignment
errors below 10 nm and simultaneously enhanced resolution.
Decreased base contact resistivity requires simultaneously reduced base electrode
sheet resistance: adjustments to the composition and thickness of the third sidewall
around the emitter metal can enable lift-off deposition of thicker, more conductive
base electrodes that will become necessary with advanced scaling nodes.
Reducing ohmic contact resistivity for emitter and base electrodes remains crucial
for successful scaling. Better emitter contact resistivity is obtainable by substituting
the InGaAs emitter cap either with a thin layer of lattice-mismatched lower bandgap
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InAs [4], or with InGaAs that has higher In content [5].
Base contact resistivity can be improved by increasing base doping [4] at the
expense of current gain. With additional current gain degradation due to increased
perimeter to area ratio ∝ 1/we between successive scaling generations, maintaining
or improving current gain requires reduced doping concentration of the intrinsic base
(underneath the emitter) and very high doping of the extrinsic base (underneath
the contacts). Decoupling base doping concentrations is possible by regrowing either
highly doped base semiconductor, or the moderately doped emitter semiconductor.
The dual-deposition base metalization process has demonstrated low contact resis-
tivity. The surface morphology of the base semiconductor prior to formation of ohmic
contacts is not well understood though: further investigations are therefore required
that might give insight into chemical reaction mechanisms of prior processing steps,
resulting in more effective surface preparation. Also, the dual deposition process re-
quires a sputtering dry etch that quickly removes InGaAs alongside Pt: substituting
the sputtering step with a more chemical dry etch will allow selective removal of Pt
without potentially damaging the semiconductor on which subcollector contacts are
deposited.
With increased perimeter to area ratio, surface effects will become more dominant
on scaled devices, necessitating improved surface passivation techniques to suppress
such effects.
Inadequate calibration methods and waveguide structures on samples 64C and
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64J have caused artifacts in the measurements of Mason’s unilateral gain on small
footprint devices, invalidating attempts to reliably extract fmax bandwidth. Back-end
processing has been therefore extended to enable fabrication of microstrip waveguide
structures by addition of a second metal layer [6], enabling full on-wafer multi-LRRM
calibration and de-embedding. Probe spacing is greatly increased with microstrip
waveguide structures, further enhancing measurement accuracy.
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Appendix A
Terahertz HBT Process Flow
This appendix describes the state of the DHBT mesa process flow with lifted off base
contacts, as of March 2015.
A.1 Sample Preparation
• Cleave 4“ wafer into piece parts: emitters must be parallel to the major flat.
With a recticle size of 4 mm× 5.5 mm and a 5x5 array of dice, piece parts should
be ≈ 26 mm× 30 mm.
• Make light marks with a scribe on the back of the sample indicating the direction
of the major flat. Also mark the sample designation.
A.2 Emitter Formation
If possible, the complete emitter metalization should be performed in immediate
succession. Up until emitter contacts have been deposited, you should wear a surgical
mask.
A.2.1 Emitter Surface Preparation
• E-beam #1 evaporator: change crystal monitor, align wafer chuck to source,
load molybdenum (Mo) source, pump to below 1× 10−6 Torr. Degas Mo source,
i.e. evaporate 10 nm while manually sweeping the beam over a large surface
area. The source must not spit at evaporation rates 1.5 A˚/s: if it does, melt it
in further. Wait at least 30 min prior to venting.
• Perform standard solvent clean on sample: 3 min acetone, 3 min isopropyl alco-
hol (IPA), and 3 min lightly flowing DI H2O. Resistance of DI water must be
better than 16 MΩ.
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• Place sample in 110 ◦C oven for 10 min to dehydrate the surface.
• UV O3oven: clean reaction chamber and wafer holder with IPA and non-
shedding wipe. Let the reactor run empty for 15 min. Load sample and run in
UV O3for 10 min.
• At the acid bench, clean DI and HCl beakers and wafer basket with DI. Prepare
a beaker with 1:10 HCl:H2O. Use wafer basket to stir solution.
• Vent e-beam #1. Verify that the source is free of contaminants and has a shiny
surface.
• Dip sample in solution for 10 s, gently agitating. Immediately rinse for 60 s with
H2O.
• Immediately load sample in e-beam #1 evaporator.
A.2.2 Emitter Mo Evaporation
• Pump e-beam #1 to pressure below 5× 10−7 Torr.
• Evaporate 20 nm Mo onto the sample at 0.5–1 A˚/s. Do not sweep the elec-
tron beam and constantly monitor evaporation rate and the source during the
evaporation: if spitting occurs, close the shutter immediately and re-melt the
source.
A.2.3 Emitter W/TiW Calibration and Deposition
Prior to depositing the emitter metal on the actual sample, one or more calibration
runs may be necessary to find the right pressures for the W and TiW depositions to
reduce the stress of the film below ∼ 200 MPa — a value empirically found to be
sufficiently low to promote good emitter yield. There is a discrepancy between Si and
InP wafers: deposition conditions that result in ≈ +1000 MPa stress on Si wafers are
stress-free on InP.
Note: TiW source is 10% Ti by weight, not atomic composition.
• Vent load lock chamber of sputter #4 and inspect carrier chuck. Make sure
that all screw holes are covered. Load carrier chuck and pump load lock.
• Condition the chamber with 30 min blanket W deposition.
• Measure initial wafer curvature in Tencor Stress Measurement tool, then load
dummy 2” Si wafer and deposit composite W/TiW film.
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• Vent, and measure the stress after deposition: if it is between 800 MPa and
1200 MPa, proceed with deposition on a 2” InP piece. Also measure sheet
resistivity of the full wafer: a sheet resistivity ≈ 0.55 Ω/ on the Si wafer
indicates a good film. On 2” InP, the sheet resistivity should be ≈ 0.8 Ω/.
• If the stress is greater than 800 MPa, take cross-sectional SEMs of the sample to
measure the film thickness, then recalibrate the tool. Previous data that links
stress to argon pressure has been recorded.
• Once a stable W/TiW recipe has been established, load the actual samples and
deposit the composite metal film on the surface.
A.2.4 Sacrificial SiO2/SiNx Deposition
• Vent PlasmaTherm PECVD chamber. Wipe inside walls with IPA-soaked shed-
ding wipe. Pump chamber and run standard 60 min SiO2 clean.
• Vent chamber and load samples in center of chamber (maximum 2 samples at
a time). Pump down.
• Run standard 80 nm SiO2 deposition. Without venting, run standard 40 nm
SiNx deposition.
• Unload samples and let them slowly cool down for a few minutes.
A.2.5 Chrome Hardmask Deposition
• Vent e-beam evaporator #1 and load chrome. Load samples and carefully blow
off dust with nitrogen gun.
• Pump down below 3× 10−6 Torr.
• Deposit 40 nm of Cr at 1–2 A˚/s.
A.2.6 Emitter Lithography
• Clean sample with standard solvent clean and dehydration bake.
• Oxidize chrome surface for better resist adhesion with 30 s O2 plasma in the
PE-II etcher (300 mTorr pressure at 100 W power).
• Check o-ring and surface of spinner chuck. Place sample on spinner chuck
and turn vacuum on. Nudge sample with tweezers at edge to verify vacuum
is holding it in place. Test-spin the sample without photoresist to make sure
that the sample is held tightly. If the sample feels loose or the trial spin gives a
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vacuum error, remove the sample. Cleaning the back of the sample and cleaning
the spinner chuck may be necessary.
• Cut end off a clean pipette and attach it to the end of a syringe. Withdraw
enough ma-N 2403 resist (or ma-N 2405:thinner 1:1) to approximately fill half
of the pipette stem, and then pull the syringe back to bring all the photoresist
into the syringe. Remove the pipette end from the syringe, and attach a 0.2 µm
filter.
• Push the photoresist through the filter, covering the sample uniformly in droplets.
The first drops should form a puddle at the center of the sample that will be
extended to cover the entire sample.
• Spin for 30 s at 4000 rpm (recipe #7). If any large spots or solid particulates
in the resist appear near the center of the sample, strip the photoresist in 1165
(NMP) heated to 80 ◦C. First heat the stripper, then submerse the sample for
15 min, followed by a solvent clean. Redo the photoresist application.
• Softbake at 90 ◦C for 90 s.
• Load the sample in the #2/2E cassette for the electron beam writer. Turn the
cassette upside down on the table, so the handle is on the left side, and the 2E
holder is in the upper left corner. Load the sample so that the major flat is
aligned horizontally, i.e. parallel to the left-right axis. Nudge the sample until
it is centered vertically in the 2E window. You can use the alignment stage to
verify that the sample is loaded at exactly 0◦ angle.
• Load cassette into the autoloader, pump for ≈ 20 min, and perform necessary
calibrations and exposure. Double-check the fractured pattern for executing
exposure.
• Develop in beaker of AZ300MIF (2.38 % aqueous TMAH by weight) for 35–40 s
with gentle agitation every 10 s, then rinse in DI H2O for 3 min.
• Verify lithography came out as expected under optical microscope: the marks
used for the local stepper stepper alignment should show no signs of bulging.
A.2.7 Emitter Hardmask Etch
• Take a reasonably shiny looking 6” Si carrier wafer from the “Cl2/O2” section of
the Rodwell ICP carrier wafer box. Clean it with acetone from a spray bottle,
then wipe dry with a non-shedding wipe. Repeat with isopropyl alcohol from a
spray bottle, and dry the wafer with the N2 gun.
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• Load the wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min.
• Clean a second wafer from the “Cl2/O2” portion of the box identically to the
first.
• Using the dropper in the bottle, place a dewdrop sized droplet of Santovac oil
in the center of the wafer. Place the sample on top of this, and use two wooden
swabs to press on opposite corners of the sample to bring it flush with the
sample surface.
• Load the wafer in the other ICP cassette and run a Cl2/O2 etch with 26/4 sccm
of gas flow, 1 Pa pressure, and 400/15 W of source and bias power for 125 s.
• When the sample returns from the etcher, the surface should look uniform,
indicating all the Cr in the field has been etched away to expose the SiO2 below.
Immediately transfer the sample to a beaker of DI H2O, and take it to the
developer benches to rinse for 2 min.
• Transfer the sample to a beaker of 1165, pre-heated in the 80◦ bath. Leave the
sample and beaker of 1165 in the bath for 60 min, then transfer the sample to
IPA and then DI H2O rinse for 3 min each.
• Descum the sample for 30 s in the O2 only PE-II asher at 300 mTorr and 100 W.
• Inspect the Cr etch mask with top-down SEM – verify the field and features are
clear of photoresist scum or Cr particles, the stitching offsets within features are
∼10 nm or less, and record the actual widths of the emitters after the etch. If
the etch is unsatisfactory in any way, redo the Cl2/O2 etch on the entire sample,
redeposit a new Cr layer, and redo the lithography and etch.
A.2.8 Emitter Contact Dry Etch
• If necessary, change the gas from CHF3 to Ar.
• Prepare two 6” carrier wafers for SF6/Ar etches as described above.
• Load the wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min. If the plasma does not look dim and white during
the O2 clean, the chamber has not been fully cleaned, and a longer O2 clean is
necessary.
• Check the parameters of the high power etch #161: 20/5 sccm SF6/Ar flow rate,
1 Pa pressure, 600 W source power, 200 W bias power, etch time ≈ 3 min:5 s.
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• Check the parameters of the low power etch #197: 5/5 sccm SF6/Ar flow rate,
0.5 Pa pressure, 600 W source power, 15 W bias power, etch time ≈ 1 min:20 s.
• Load the wafer in the other cassette, and run the composite high power / low
power SF6/Ar etch. The plasma should look light blue/violet and must not
flicker.
• When the first wafer is returned from the system, mount the sample on the
carrier wafer.
• Run the composite etch with the sample when the quartz temperature has
reached 55 ◦C or below.
• Immediately rinse the sample, while still attached to the carrier wafer, with
H2O from a spray bottle. Use a wooden swab to push the sample off the carrier
wafer.
• Immediately transfer the sample to a beaker of DI H2O, and rinse for 2 min at
the developer bench. Follow with a standard solvent clean, and dry with N2 at
<20 psi.
• Inspect the device in angled SEM. Check device yield for full range of emitter
widths, verify emitter profile is sufficiently vertical, and inspect field for etch
completion.
If you want to run multiple samples, always run an oxygen clean and chamber
conditioning etch before running the next sample. The etch is accelerated when being
executed back-to-back.
The given SF6/Ar recipes above and CF4/O2 recipes below are frequently altered
by other users. Make sure to verify all settings — source and bias powers, gas flow
rates, pressure, and duration of etch. Frequently, low-pressure recipes such as #134
will have a higher pressure during the ignition stage. This is normal, but double-check
the pressure drops to the proper value during the etch step.
A.2.9 Etch Hardmask Removal
• Perform a standard solvent clean and dehydration bake on the sample.
• Mix buffered hydrofluoric acid with two drops of Tergitol placed with a pipette.
Stir the solution with the etch baskets.
• Submerge the HBT sample for 65 s in BHF, mildly agitating the solution every
10 s at the beginning of the etch, and constantly at last 20 s of the etch.
• Rinse the HBT sample with DI H2O for 3 min.
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• Inspect the device in angled SEM. Make sure that the hardmask has not fallen
back onto emitters or onto surface close to emitters.
A.2.10 First Sidewall Formation
• Vent PlasmaTherm PECVD chamber. Clean chamber as described above.
• Pump and run 60 min SiNx clean.
• Vent chamber and place single 2” Si wafer in center of chamber.
• Run standard 100 nm SiNx deposition on Si wafer.
• Prepare solution of 1:10 HCl:H2O. Just prior to depositing the nitride film, dip
the sample in the hydrochloric acid solution and rinse with DI H2O for 60 s.
• Vent, remove Si wafer, place sample in the center of chamber and run standard
30 nm SiNx deposition.
• Cleave Si to get a piece with area similar to the HBT sample. Determine
SiNx thickness with ellipsometer at three different points across the surface.
• Prepare two 6” carrier wafers for CF4/O2 etches as described above.
• Clean carrier wafers with solvents.
• Load a wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min.
• Check the parameters of the etch #135: 20/5 sccm CF4/O2 flow rate, 1 Pa
pressure, 500 W source power, 100 W bias power, etch time 5 min.
• Check the parameters of the etch #133: 20/2 sccm CF4/O2 flow rate, 0.3 Pa
pressure, 25 W source power, 18 W bias power, etch time ≈ 3 min:30 s depending
on etch rate (see below).
• Load the wafer in the other cassette, and run chamber preconditioning etch
#135. The chemistry also etches silicon: if the carrier wafer surface becomes
too dull after the etch, replace the wafer.
• Mount the Si piece onto a carrier wafer and run etch #133 for 4 min after the
quartz temperature has dropped to 55 ◦C or below.
• When the dummy sample is returned, rinse with DI H2O and remove from the
carrier wafer with wooden swabs. Return to the ellipsometer and re-measure
the film thickness at the same three points. Calculate an average etch rate
based on the before- and after-etch thicknesses.
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• Mount the HBT sample on a carrier wafer.
• Based on the calculated etch rate, run the low-powered CF4/O2 etch for long
enough to etch 120 % of deposited SiNx thickness. Since the etch is mostly
chemical and operates at fairly low bias power, overetching does little damage
to the sample surface.
• After etch completion, spray the sample with DI H2O and remove it. Solvent
clean the sample.
• Inspect the sample in angled SEM. The surface around emitters should be clean
all across the sample.
A.2.11 Emitter InGaAs Wet Etch
• At acid bench, prepare beakers with NH4OH:H2O 1:10 and 1:1:25 H3PO4:H2O2:H2O.
Stir the dilutions of hydrochloric acid and ammonia manually with the desig-
nated wafer baskets in order to mix them up. Place the magnetic stirrer in
the beaker and put the beaker on the hotplate, enabling stirring of the InGaAs
etchant at 200 rpm for 2 min.
• Submerge the HBT sample in the NH4OH:H2O for 10 s, and immediately rinse
under DI H2O for another 60 s. Remove InGaAs etchant from stirring plate.
Dry with N2 at <20 psi.
• Dip sample in InGaAs etchant for 4 s. Rinse under DI H2O for 3 min. Dry with
N2 at <20 psi.
• Inspect under optical microscope to make sure field looks uniform.
Note: The profilometer has insufficient resolution. It is therefore not possible to
accurately measure ≈ 15 nm height difference that has resulted from the wet etch.
A.2.12 Second Sidewall Formation
Deposit 30 nm sidewall as described in section A.2.10.
A.3 Base Formation
The base contact formation should be completed within a single day, starting from
the InP wet etch up until the deposition of the Al2O3 sidewall. Up until base contacts
have been deposited, you should wear a surgical mask.
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A.3.1 Emitter InP Etch / Base Contact Formation
• Prepare e-beam evaporator #1: verify alignment between source and sample
holder. Change crystal monitor. Place ruthenium (Ru) and platinum (Pt)
sources into hearth slots. Program thickness monitor for Ru: density 12.362,
z-ratio 0.182, tooling 142. Pump to below 1× 10−6 Torr.
• Degas Ru source: evaporate ≈ 5 nm while manually sweeping electron beam
over source. Stable, spit-free evaporation should be possible at 1 A˚/s while
maintaining a pressure 1× 10−6 Torr or below. If not, form a bigger melt of
source material. Take a note of the current required to initiate evaporation.
Wait at least 30 min before venting the tool to allow source to cool down.
• Take top-down SEMs: measure the width of all emitter sizes and determine the
discrepancy between the emitter width as etched and as designed. This width
will be used later to adjust the width of base electrodes.
• Solvent clean and dehydrate the HBT sample.
• Clean the reaction chamber and sample stage of the UV O3 reactor with IPA
and a non-shedding wipe. Run empty for 30 min.
• Prepare beaker with 1:10 HCl:H2O, stirring the solution with the wafer basket.
• Run UV O3 reactor with sample for 10 min. Remove sample, dip in HCl:H2O
for 10 s, rinse in DI H2O for 60 second, blow dry with N2 gun. Make sure that
the sample backside is dry.
• Place sample in UV O3 reactor: rotate sample by 180◦ in comparison to previous
oxidation run. Re-run for 10 min.
• At the acid bench, prepare a beaker of 4:1 H3PO4:HCl. Add magnetic stirrer
to the 4:1 H3PO4:HCl beaker, and place on a room temperature hot plate set to
stir at 200 rpm.
• Vent e-beam #1. Prepare sample holder.
• After completing the second oxidation process, take sample and de-oxidize it in
diluted HCl as described above. Optional: repeat oxidation and oxide removal
cycle.
• Shut off bench lights. Submerge the sample for 4–5 s into the InP etchant. Rinse
for 3 min in DI H2O.
• Optional: perform solvent clean on the sample.
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• De-oxidize the sample with diluted 1:10 HCl:H2O 10 s, rinse with DI H2O for
60 s. Blow-dry the sample thoroughly with N2 gun.
• Immediately mount sample onto holder for e-beam #1, place holder in evapo-
ration chamber and pump down to at least 5× 10−7 Torr.
• Evaporate 2 nm Pt at 0.1 A˚/s: increase beam current slowly until pressure rises
slightly and the evaporation starts.
• Evaporate 15 nm Ru at 0.5 A˚/s, using your previous note about the beam cur-
rent required for evaporation as a starting point.
• Evaporate 2 nm Pt at 0.5 A˚/s: the beam current required for this layer is sig-
nificantly less than for the previous Pt layer.
• Vent the tool, retrieve sample.
The base contact resisitivity is very sensitive to external contaminants. It is essential
that the processing time is minimized between removal of the InP emitter semicon-
ductor and deposition of the base contacts in order to reduce contamination of the
exposed base surface.
A.3.2 Base Al2O3 Passivation
• Initiate cool-down of Oxford atomic layer deposition (ALD) tool to 200 ◦C.
• Measure native oxide thickness of 2” Si wafer with ellipsometer at multiple
points.
• Grow 120 cycles of water Al2O3 on Si wafer. After completion, remeasure sample
with ellipsometer to determine growth rate (≈ 1.2 A˚/cycle). Keep the Si wafer.
• Grow 10 nm Al2O3 on HBT sample.
• After completion, heat the ALD to 300 ◦C.
Note: Fabrication can be stopped at this point and resumed later.
A.3.3 Base Sidewall Formation
Fabricate a 30 nm sidewall as discussed in section A.2.10.
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A.3.4 Base Electrode Lithography
• Adjust mask layout for emitter width variation (section A.3.1).
• Solvent clean the sample.
• Prepare a dilution of 1:50 BHF:DI. Etch silicon wafer with Al2O3 (section A.3.2)
for 30 s. Remeasure thickness, determine etch rate.
• Etch HBT sample, calculating the etch time assuming 120 % deposited film
thickness.
• Solvent clean the sample, dehydrate.
• Spin on PMGI SF8:thinner 3:1 at 3000 rpm, 300 rpm/s, 60 s. Apply the resist
using syringes with 0.2 µm filters.
• Prebake resist on hotplate 180 ◦C 3 min.
• Spin on CSAR:anisole 2:1 at 3000 rpm, 300 rpm/s, 60 s. Apply the resist using
syringes with 0.2 µm filters.
• Prebake resist on hotplate 180 ◦C 3 min.
• Load sample to the #2/2E cassette for the e-beam writer as precisely in the
same place as it was for the emitter write as possible. Move the cassette,
still facedown, to the glass jig and perform the necessary manual rotational
corrections. Measure distances from sample edge to alignment mark on R3C1.
• Load cassette in the e-beam writer, and perform necessary calibrations and
alignments. Make sure that the base width adjustments are correct. Verify
global (SETWFR) and local (CHIPAL) alignment. Expose the sample.
• After exposure, vent the autoloader and remove sample from cassette.
• Develop CSAR with 50 s amyl acetate, then rinse with IPA 60 s.
• Check features under microscope with green filter in light path.
• Develop PMGI with 25 s AZ300MIF.
• Check undercut of features microscope with green filter in light path.
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A.3.5 Base Electrode Liftoff
• Prepare aluminum foil masks: cut 230 mm× 310 mm window into pieces of
aluminum foil to cover sample edges during evaporation. The foil will mask the
sample during evaporation to facilitate the liftoff.
• Prepare e-beam #4: change crystal monitor, remove nickel source, replace pub-
lic titanium (Ti) source with Rodwell titanium source.
• Remove photoresist residue from sample with 10 s O2 plasma in PE-II: 100 W
power, 300 mTorr pressure.
• Fix sample to holder, taping down the prepared Al foil mask with Kapton tape.
Pump to 2× 10−6 Torr or below.
• Place beaker with 1165 covered with Al foil into 80 ◦C bath.
• Evaporate 50 A˚ titanium at 0.5 A˚/s, then a 950 A˚ or thicker layer of gold (Au)
at 2 A˚/s.
• Vent the tool, retrieve the sample, submerge in heated 1165 beaker for 1 h.
• Perform lift-off, clean sample with IPA, DI.
• Inspect with top-down SEM to verify base contact dimension and alignment,
and emitter yield. Inspect with angled SEM to verify clean lifted off base metal.
A.3.6 Base Post Lithography
• Measure the heights of the emitter and base contact DEKTAK pads with the
DEKTAK Profilometer on several different dice across the sample.
• Perform the standard solvent clean and dehydration bake on the sample.
• Spin on LOL1000 at 4000 rpm 30 s or, alternatively, PMGI:thinner 1:2 at 3000 rpm
30 s.
• Place on hotplate at 180 ◦C for 3 min.
• Program spinner recipe #0 for 1800 rpm 40 s 350 rpm/s.
• Remove sample and let cool for 1 min. Return sample to spinner chuck and
verify the vacuum is holding it in place.
• Use pipette to cover sample uniformly in nLOF 5510. Spin with recipe #0.
• Soft-bake 90 ◦C on hotplate for 60 s.
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• Load sample in stepper using 76.2 mm, 635 µm chuck.
• Expose using Base Post mask in the GCA AutoStepper for 0.24 s or less.
Dice R3C2 and R3C4 are used for alignment. You can reduce the spacing
between base posts and emitter by giving a negative pass shift in X, e.g.
X = −0.000 075 mm.
• Post-bake for 60 s on 110 ◦C hotplate.
• Develop for 1 min:45 s in beaker of AZ300 MIF, with no agitation. Rinse in DI
H2O for 3 min.
• Carefully inspect sample under optical microscope. The offset between base
post verniers and emitter verniers should be <100 nm. Adjust focus slightly to
confirm LOL has undercut underneath the opening in the nLOF, which should
look like a lighter, fuzzy ring around the well defined opening in the top of
the resist. If resist is unsatisfactory or misaligned by more than 100 nm, write
down the offset, and strip the photoresist for 30 min in 1165 pre-heated at 80 ◦C,
followed by 3 min IPA, DI rinse. Then redo lithography after incorporating a
pass shift into the exposure job file.
A.3.7 Base Post Liftoff
• Prepare e-beam #4 and Al foil mask as described in section A.3.5.
• Remove photoresist residue from sample with 20 s O2 plasma in PE-II: 100 W
power, 300 mTorr pressure.
• Pump to 3× 10−6 Torr or below.
• Place beaker with 1165 covered with Al foil into 80 ◦C bath.
• Evaporate 15 nm Ti at 1 A˚/s.
• Evaporate sufficiently thick layer of Au (≈ 600 nm) so that the base post is
≈ 100 nm above the top of the emitter stripe.
• Vent the tool, retrieve the sample, submerge in heated 1165 beaker for 1 h.
• Perform lift-off, clean sample with IPA, DI.
• Inspect sample with SEM. Verify post height, alignment and yield.
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A.3.8 Base Mesa Lithography
• Perform the standard solvent clean and dehydration bake on the sample.
• Apply man2410 at 3000 rpm, 450 rpm/s, 60 s. Apply the resist using syringes
with 0.2 µm filters.
• Softbake at 90 ◦C for 2 min:30 s.
• Load sample to the #2/2E cassette for the e-beam writer as precisely in the
same place as it was for the emitter write as possible. Move the cassette,
still facedown, to the glass jig and perform the necessary manual rotational
corrections. Measure distances from sample edge to alignment mark on R2C1.
• Load cassette in the e-beam writer, and perform necessary calibrations and
alignments. Make sure that the base width adjustments are correct. Verify
global (SETWFR) and local (CHIPAL) alignment. Expose the sample.
• Develop in beaker of AZ300MIF for 2 min:15 s with gentle agitation every 30 s,
then rinse in DI H2O for 3 min.
• Inspect sample under optical microscope for alignment, focus checkers.
A.3.9 Base Mesa Etch
• Obtain height of emitter and base electrode pads with profilometer.
• Prepare two 6” carrier wafers for Cl2/O2 etches as described above.
• Load the wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min. If the plasma does not look dim and white during
the O2 clean, the chamber has not been fully cleaned, and a longer O2 clean is
necessary.
• Check the parameters of the Ru etch #166: 20/5 sccm Cl2/O2 flow rate, 0.67 Pa
pressure, 400 W source power, 100 W bias power, etch time ≈ 40 s.
• Check the parameters of the Pt etch #136: 5/45 sccm Cl2/Ar flow rate, 1.3 Pa
pressure, 600 W source power, 150 W bias power, etch time 35 s.
• Load carrier wafer into cassette, pre-condition chamber by running combined
etches #166 and #136.
• Mount sample onto carrier wafer, run combined etch when the quartz temper-
ature is below 55 ◦C.
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• After etch, spray water over sample, remove sample from carrier, rinse sample
for 3 min with DI H2O. Blow-dry sample, then soak part of a few shedding
wipes with acetone and clean backside of sample from santovac oil by carefully
moving sample over soaked wipes using wooden sticks. Re-rinse samples again
and confirm that the backside is reasonably clean.
• Remeasure height of emitter and base electrode pads with profilometer: the
dry etches remove parts of the chrome hard mask on the emitter and gold from
the base electrode as well as InGaAs base semiconductor. For the conditions
described above, ≈ 25 nm of InGaAs are removed: wet etch times have to be
adjusted accordingly.
• At the acid bench, prepare beakers of 1:10 HCl:H2O, 1:1:25 H3PO4:H2O2:H2O,
4:1 H3PO4:HCl and stir them.
• Prepare sample surface with a 10 s dip in diluted HCl, then 60 s rinse in DI
H2O.
• Etch sample for ≈ 15 s (etch rate ≈ 2 nm/s) in InGaAs etchant. Overetching
is advantageous to reduce base metal resistance by undercutting base/collector
mesa, but has to be well-controlled to avoid excessive undercut. Rinse in DI
H2O for 3 min. The surface should look uniform.
• Remeasure height of emitter and base electrode pads with profilometer.
• Etch drift collector with InP etchant: 100 nm collector designs require ≈ 33 s.
Bubbles should uniformly form on the surface during the etch.
• Remeasure height of emitter and base electrode pads with profilometer, con-
firming etch depth.
• Remove the resist by submerging the sample in 1165 pre-heated to 80 ◦C for 1 h.
• Clean sample with IPA, DI H2O.
• Inspect with angled SEM to observe mesa undercut and etch completion, as
well as to verify photoresist has been removed. The field should be clean.
A.4 Collector Formation
A.4.1 Collector Electrode Lithography
• Perform the standard solvent clean and dehydration bake on the sample.
• Spin nLOF 2020 for 30 s at 3500 rpm (recipe #6).
146
• Soft-bake on 110 ◦C hotplate for 60 s.
• Expose collector electrode mask with 0.16 s dose as described in section A.3.6.
• Develop for 120 s in beaker of AZ300MIF, with gentle agitation every 30 s. Rinse
in DI H2O for 2 min.
• Inspect under optical microscope. Offset between collector electrode verniers
and emitter verniers should be <300 nm. If there is larger misalignment, re-work
the resist as described above.
A.4.2 Collector Electrode Liftoff
• Prepare e-beam #4 and Al foil mask as described in section A.3.5.
• Prepare subcollector surface with 10 min UV O3 oxidation and oxide removal
in 1:10 HCl:DI as discussed above.
• Immediately load sample, then pump to 3× 10−6 Torr or below.
• Place beaker with 1165 covered with Al foil into 80 ◦C bath.
• Evaporate 20 nm Ti at 1 A˚/s.
• Evaporate 20 nm Pd at 1 A˚/s.
• Evaporate 250 nm Au at 4 A˚/s.
• Vent the tool, retrieve the sample, submerge in heated 1165 beaker for 1 h.
• Perform lift-off, clean sample with IPA, DI.
• Inspect sample with SEM. Verify clean lift-off.
A.4.3 Device Isolation Lithography
• Perform the standard solvent clean and dehydration bake on the sample.
• Spin SPR955-0.9 at 4000 rpm for 30 s (recipe #7).
• Soft-bake the sample for 90 s on the 90 ◦C hotplate.
• Expose device isolation mask with 0.27 s dose as described in section A.3.6.
• Post-bake the sample for 60 s on the 110 ◦C hotplate.
• Develop for 60 s in beaker of AZ300MIF, with gentle agitation every 30 s. Rinse
in DI H2O for 3 min.
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• Inspect under optical microscope. Offset between device isolation verniers and
emitter verniers should be <150 nm. If there is larger misalignment, re-work
the resist as described above.
A.4.4 Device Isolation Etch
• Oxidize the sample surface and remove contaminants with 10 s O2 plasma in
PE-II: 100 W power, 300 mTorr pressure.
• Determine height of emitter pad, resist pad using profilometer.
• At the acid bench, prepare beakers with 1:10 NH4OH:DI, 1:1:25 H3PO4:H2O2:H2O,
4:1 H3PO4:HCl. Stir diluted HCl with wafer basket, InGaAs and InP etchants
with magnetic stirrer and stirring plates.
• Deoxidize the surface by submerging sample in 1:10 NH4OH:DI for 10 s, followed
by a 60 s DI H2O rinse.
• Remove the InGaAs subcollector with 20 s etch in H3PO4:H2O2:H2O solution.
Rinse with DI H2O for 3 min. The surface should look uniform after drying the
sample with N2 gun.
• Remove the InP subcollector with 43 s etch in H3PO4:HCl solution. Rinse with
DI H2O for 3 min. Phosphine bubbles should uniformly appear on the sample
surface during the etch. The sample surface should look uniform after drying
the sample with N2 gun.
• Determine height of emitter pad, resist pad using profilometer, confirming the
etch depth (subcollector thickness).
• Remove the InGaAs etch stop layer with 10 s etch in H3PO4:H2O2:H2O solution.
Rinse with DI H2O for 3 min. The surface should look uniform after drying the
sample with N2 gun
• Etch into the InP substrate with 15 s submersion in H3PO4:HCl solution. Rinse
with DI H2O for 3 min.
• Determine height of emitter pad, resist pad using profilometer, confirming the
etch depth (≈ 200 nm).
• Strip the resist by placing it into pre-heated 1165 for 60 min.
• Clean sample with IPA, DI H2O.
• Inspect with angled SEM to observe mesa undercut and etch completion, as
well as to verify all photoresist has been removed.
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A.4.5 Collector Post Formation
Collector post lithography is identical to the lithography for collector electrode
formation (section A.4.1) with the exception of exposing a different mask. The de-
position of the post is also identical to the deposition of the base post: the total
thickness of the collector post should be such that it is 150 nm above the emitter
metal, e.g. 20 nm Ti/630 nm Au for a 100 nm collector design.
A.5 Back-End Fabrication
A.5.1 SiNx Passivation and BCB Planarization
• Vent PlasmaTherm PECVD chamber. Clean chamber as described above.
• Pump and run 60 min SiNx clean.
• Take top-down SEMs to determine TLM gaps, surface quality around devices.
• Take plenty of angled SEMs of devices, TLMs, test structures.
• Deposit standard 100 nm SiNx without wafer loaded to condition the chamber.
• Perform the standard solvent clean and dehydration bake on the sample.
• Oxidize the sample surface with 10 min UV O3.
• Clean sample holder used for the BCB annealing oven with IPA.
• Verify that recipe #5 of the annealing oven does the following four-step recipe:
5 min ramp to 50 ◦C, 5 min soak. 15 min ramp to 100 ◦C, 15 min soak. 15 min
ramp to 150 ◦C, 15 min soak. 60 min rise to 250 ◦C, 60 min soak. Non-forced
cooldown to ambient temperature.
• Set N2 flow to 100 on the annealing oven.
• Remove oxide by dipping sample in 1:10 HCl:DI H2O, followed by 60 s DI H2O
rinse.
• Immediately load sample into PECVD and deposit 30 nm SiNx film.
• Retrieve sample from PECVD after deposition, confirm adhesion of SiNx film
with microscope.
• Prepare two syringes of BCB 3022-46 with 0.2 µm filters.
• Program recipe 30 s spin at 1500 rpm, 150 rpm/ sec into position #0.
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• Place sample onto spinner chuck, test vacuum, apply BCB: a lot of force is
required due to the high viscosity of BCB. If the filter breaks, continue with the
other syringe. Wait 30 s after the entire surface has been covered with BCB,
then spin.
• Take sample to blue oven and start recipe #5. Reduce N2 flow to 60.
• Allow 6-8 hrs for cycle to complete and return to room temperature. Do not
remove sample until oven temperature is below 100◦.
A.5.2 BCB Ashing
• Use Nanometrics Reflectometer with recipe #10 and a dielectric constant of 1.6
to verify the photoresist thickness. It should be ≈ 44 000 A˚.
• Verify the temperature of the Panasonic ICP ashing chamber is 50 ◦C.
• Prepare two carrier wafers from the CF4/O2 section of the Rodwell box.
• Load the wafer in one of the ICP’s cassettes, and run a 10 min CF4/O2 ash with
50/200 sccm gas flow, 40 Pa pressure, and 1000 W power (recipe #308).
• Mount sample on wafer, load the wafer in an ICP cassette and run a 4 min
CF4/O2 ash with the same parameter as the chamber condition.
• When the wafer is returned, immediately rinse the sample, while still attached
to the carrier wafer, with H2O from a spray bottle. Gently remove the sample
from the wafer with a wooden swab, and transfer the sample to a beaker of DI
H2O, and rinse for 2 m at the developer bench. Follow with a standard solvent
clean, and dry with N2 at <20 psi.
• Measure the thickness of the BCB using the Nanometrics. Calculate an etch
rate from the measurement before etching, although this should only be used
as a rough estimate. Total BCB height will be ≈ 200 nm below the emitter
pad step height obtained from the last profilometer measurement during device
isolation.
• With the ashing rate, repeat the last three steps, recalculating the ashing rate
after every iteration. The cumulative ash time should be between 6 min:30 s
and 8 min.
• When the BCB height is within 400 nm of the expected final thickness, inspect
the device in the SEM using the 45◦ holder, at 2 kV accelerating voltage to
minimize charging. Check if emitters and posts are through the BCB — they
will appear bright and come sharply into focus, while the field is darker and
blurry. Check both edge and center dice.
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Note: It takes at least 4–5 ashing cycles to obtain the desired BCB thickness. The last
iterations have to have rather short than long ashing time in order not to overetch.
A.5.3 Contact Via Deposition
• Perform the standard solvent clean and dehydration bake on the sample.
• Vent load lock chamber of sputter #4 and inspect carrier chuck. Make sure
that all screw holes are covered. Load carrier chuck and pump load lock.
• Condition the chamber with 20 min blanket SiO2 deposition at 20 ◦C.
• Run 1800 s SiNx deposition at 20 ◦C on 2” Si wafer
• Perform the standard solvent clean and dehydration bake on the sample.
• Unload Si wafer, load sample along with another Si witness wafer to sputter
#4.
• Measure SiNx film thickness with ellipsometer. Adjust deposition time of sput-
ter #4 recipe to deposit 60 nm thick film.
• Deposit film on HBT sample.
• Unload sample after deposition.
A.5.4 Contact Via Lithography
Contact via lithography is identical to the lithography for device isolation (sec-
tion A.4.3) with the exception of exposing a different mask.
A.5.5 Contact Via Etch
• Cleave Si witness wafer to get a piece with area similar to the HBT sample.
Determine SiNx thickness with ellipsometer at three different points across the
surface.
• Prepare two 6” carrier wafers for CF4/O2 etches as described above.
• Clean carrier wafers with solvents.
• Load a wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min.
• Check the parameters of the etch #135: 20/5 sccm CF4/O2 flow rate, 1 Pa
pressure, 500 W source power, 100 W bias power, etch time 5 min.
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• Check the parameters of the etch #133: 20/2 sccm CF4/O2 flow rate, 0.3 Pa
pressure, 25 W source power, 18 W bias power, etch time ≈ 3 min:30 s depending
on etch rate (see below).
• Load the wafer in the other cassette, and run chamber preconditioning etch
#135. The chemistry also etches silicon: if the carrier wafer surface becomes
too dull after the etch, replace the wafer.
• Mount the Si piece onto a carrier wafer and run etch #133 for 4 min after the
quartz temperature has dropped to 55 ◦C or below.
• When the dummy sample is returned, rinse with DI H2O and remove from the
carrier wafer with wooden swabs. Return to the ellipsometer and re-measure
the film thickness at the same three points. Calculate an average etch rate based
on the before- and after-etch thicknesses. The etch rate of sputtered SiNx films
is less than that of PECVD SiNx films (≈ 8 nm/min).
• Mount the HBT sample on a carrier wafer.
• Based on the calculated etch rate, run the low-powered CF4/O2 etch for long
enough to etch 120 % of deposited SiNx thickness. Since the etch is mostly
chemical and operates at fairly low bias power, overetching does little damage
to the sample surface.
• After etch completion, spray the sample with DI H2O and remove it. The
surface will be hydrophobic. Place the sample in acetone for 3 min, then IPA
for 3 min, then in pre-heated 1165 for 60 min.
• Clean sample with IPA, DI H2O.
• Remove resist residues with 30 s O2 plasma in the PE-II etcher (300 mTorr
pressure at 100 W power.
• Inspect the sample in 45◦ angled SEM. The surface around posts should be
clean all across the sample.
A.5.6 Post Cleanup Sputter
• Perform the standard solvent clean and dehydration bake on the sample.
• If necessary, change gases from CHF3 to Ar.
• Prepare two 6” carrier wafers for SF6/Ar etches as described above.
• Clean carrier wafers with solvents.
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• Load a wafer in one of the ICP’s cassettes, and run the standard O2 clean
(recipe #121) for 10 min.
• Check the parameters of the etch #161: 20 sccm Ar flow rate, 1 Pa pressure,
300 W source power, 50 W bias power, etch time 20 s.
• Run etch #161 for 5 min with empty carrier wafer to condition the chamber.
• Mount sample onto carrier wafer.
• Run etch #161 for 20 s to remove resist residues from the base dry etch.
• After etch completion, spray the sample with DI H2O and remove it.
• Perform the standard solvent clean on the sample.
• Inspect the sample in 45◦ angled SEM at 2 kV. Base and emitter terminals
should be free of contaminants.
A.5.7 Metal 1 Formation
Metal 1 lithography is identical to the lithography for collector electrode formation
(section A.4.1) with the exception of exposing a different mask. A film of 30 nm
Ti, 1000 nm Au and 10 nm Ti is deposited. Should difficulties arise during the lift-
off process, the photoresist stripper AZ300T can be used instead of 1165 to more
aggressively dissolve the photoresist. After lift-off, the sample should be inspected
with top-down SEMs: the region between base post and emitter must be metal free.
A.5.8 Metal 1 Cleanup Sputter
In the past, photoresist did not adhere well in the region between base post and
emitter: during evaporation, emitter-base shorts have been formed by gold creeping
underneath the resist. The shorts can be eliminated by sputtering off a thin gold film
in a process identical to the one described in section A.5.6.
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